A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a maximum of 106 instructions per second. An average instruction requires five ma- chine cycles, three of which use the memory bus. A memory read or write operation uses one machine cycle. Suppose that the processor is continuously executing "background" programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used to transfer very large blocks of data between M and D. a. If programmed I/O is used and each one-word I/O transfer requires the processor to execute two instructions, estimate the maximum I/O data-transfer rate, in words per second, possible through D. b. Estimate the same rate if DMA is used.

A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a maximum of 106 instructions per second. An average instruction requires five ma- chine cycles, three of which use the memory bus. A memory read or write operation uses one machine cycle. Suppose that the processor is continuously executing "background" programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used to transfer very large blocks of data between M and D. a. If programmed I/O is used and each one-word I/O transfer requires the processor to execute two instructions, estimate the maximum I/O data-transfer rate, in words per second, possible through D. b. Estimate the same rate if DMA is used.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Suppose that each of the 4 processors in a shared memory multi-processor system is rated at 400…

A: Answer is explained below in detail

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the…

A: Find Your Answer Below

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the…

Q: A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction…

A: Answer: Our guidelines is answer the first three question from the first question so we will see…

Q: A complete 6-stage non-pipelined 16-bit CPU architecture include 6 components: a register file, a…

A: A complete 6-stage non-pipelined 16-bit CPU architecture include 6 components: a register file, a…

Q: Assume that a RISC processor executes each instruction in 2 microseconds and that an I/O device can…

A: When I/O devices are not yet prepared to supply data or handle the request, the interrupts are a way…

Q: and word size i: processor is 3:

Q: lete an instruction. The correspo -ith delays of 4, 5, 3, 5 and 4 c f instructions (Without…

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the…

Q: In computer architecture, SIMD may refer to the situation where... a) multiple CPU cores can access…

A: Here we will discuss about SIMD

Q: Consider a microprocessor that has a block I/O transfer instruction such as that found on the Z8000.…

A: As per guidelines I can answer only first question. Thank You. Given data: Its first…

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the…

Q: Consider the processor of a supercomputer which can support a maximum memory of 128 TB. Assume that…

A: Here we have given solution by applying the formula

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the…

A: (a) The Maximum memory address space = 2^16 = 64 Kbytes. (b)The Maximum memory address space = 2^16…

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the…

A: A microprocessor generates an address that determines where data is stored in memory and uses a data…

Q: Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the…

A: Microprocessor The microprocessor is supposed in light of the fact that this gadget contains…

Q: A computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150…

A: A computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150…

Q: A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction…

Q: A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory…

A: Modern computing relies on microprocessors to execute a wide range of commands. The basic and…

Q: Question 2: Problem Solving Suppose that you have a computer with a memory unit of 24 bits per word.…

A: Answer :

Q: A processor takes 24 cycles to complete an instruction 1 with frequency 4 GHz. The corresponding…

A: Find the required answer with calculation given as below :

Q: Consider a CPU which operates with 20Mbyte/s operating speed. The CPU is operating on program…

A: CPU can be defined in such a way that it is used for carrying out instructions of a laptop…

Q: A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction…

A: The above question is solved in step 2:-

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

8 A computer consists of a processor and an I/O device D connected to main memory
M via a shared bus with a data bus width of one word. The processor can execute a
maximum of 106 instructions per second. An average instruction requires five ma-
chine cycles, three of which use the memory bus. A memory read or write operation
uses one machine cycle. Suppose that the processor is continuously executing
"background" programs that require 95% of its instruction execution rate but not
any I/O instructions. Assume that one processor cycle equals one bus cycle. Now
suppose the I/O device is to be used to transfer very large blocks of data between M
and D.
a. If programmed I/O is used and each one-word I/O transfer requires the processor
to execute two instructions, estimate the maximum I/O data-transfer rate, in
words per second, possible through D.
b. Estimate the same rate if DMA is used.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?
Consider a hypothetical microprocessor generating a 16-bit address (for example, as- sume that the program counter and the address registers are 16 bits wide) and having a 16-bit data bus. a. What is the maximum memory address space that the processor can access directly if it is connected to a "16-bit memory"? b. What is the maximum memory address space that the processor can access directly if it is connected to an "8-bit memory"? c. What architectural features will allow this microprocessor to access a separate "I/O space"?
Assume that a RISC processor executes each instruction in 2 microseconds and that an I/O device can wait no more than 1 millisecond for an interrupt to be handled. There is a limit on the number of instructions that may be executed with interrupts deactivated.
A multiprocessor consists of 100 processors, each capable of a peak execution rate of 2Gflops. What is the performance of the system as measured in Gflops when 2% of the code is sequential and 98% is parallelizable?
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one word of memory. At least, how many bits are needed for the opcode?