Q1) Give a short answer (Choose five branches): a) Draw block diagram for transmitter digital wireless communication system? b) Convert the Boolean expression to the POS form: (A+B+C)(B+C + D) (A + B + C + D) c) Estimate the voltage resolution for the 8 bits A/D converter if the input analog voltage is between (-8~8V). d) Explain briefly the differences in Digital Clock Manager between Xilinx and Altera FPGA with using the figure. e) Illustrate by the figure of a basic multiplexing and de-multiplexing applications. f) Estimate the total programmable links (fuses) in the PLD's (Assume: 6 inputs, 7 product terms, and 5 outputs with polarity XOR gates: i. PLD type PROM. ii. PLD type PAL. iii. PLD type PLA

Q1) Give a short answer (Choose five branches): a) Draw block diagram for transmitter digital wireless communication system? b) Convert the Boolean expression to the POS form: (A+B+C)(B+C + D) (A + B + C + D) c) Estimate the voltage resolution for the 8 bits A/D converter if the input analog voltage is between (-8~8V). d) Explain briefly the differences in Digital Clock Manager between Xilinx and Altera FPGA with using the figure. e) Illustrate by the figure of a basic multiplexing and de-multiplexing applications. f) Estimate the total programmable links (fuses) in the PLD's (Assume: 6 inputs, 7 product terms, and 5 outputs with polarity XOR gates: i. PLD type PROM. ii. PLD type PAL. iii. PLD type PLA

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

The analog signal x(t) = 2sin(1000nt) — sin (2000nt +) is applied to an analog-to-digital converter (ADC) module for converting the signal to digital format. The ADC has 3 bits quantizer with ± 3Vp range. i. Produce the first EIGHT (8) sampled signals when the sampling frequency is 12.5 kHZ ii. Calculate the quantized signal and encoded digital signal to represent the sampled signal obtained in (b) (i) using quantization by rounding. iii. Compute the quantization signal to noise ratio (SNR).
m(0) w(4) w(6) 2-to-1 Multiplexer w(1) w(7) 4-to-1 Multiplexers w(3) m(1) m(0) The only way to use an instance of a pre-built VHDL code of a component is by declaring it as a COMPONENT Select one: O True O False The code given below is a VHDL implementation of: library IEEE; IEEE.STD LOGIC 1164.ALL; use entity design is TOCT EN ?
Question 2 In Figures 2, 3, 4 and 5 the designation of the state of the MISO signal is "Hi-Z" before an. after the SS signal is low. This means the output driving the signal is turned completely off and not driving the signal either high or low. "Hi-Z" means "High Impedance". Also in the figures, the designation of the state of the MOSI signal is "XXX" before and after the SS signal is low. This means the state of the signal is "Unknown" or "Don't Care". If there are multiple Slaves on the bus, why must a Slave turn off the driver (Hi-Z) on the. MISO signal when their SS signal is high
Question 17 The first term (AB,) of the equation for C+1 AB, + C(A+B) is called carry proe True False Question 18 Carry Look-ahead adder is a combinational circuit. True O False Question 19 The following line in C language: X1 X2+X3 In LEGV8, can be written as: ADD X1. X2, X3 True O False
2. Evaluate the digital modulated signal given below and develop an output equation of the modulated signal for the second discrete level, if the total discrete levels are 6 and the frequency of the modulated signal is given as 1.1 MHz and Power per signal is 10 KWatt. 0 WANAN 0 2 4 6 8 10
1. The waveform shown in Figure 12-45 is applied to a sampling circuit and is sampled every 3 ms. Show the output of the sampling circuit. Assume a one-to-one voltage correspondence between the input and output. V 15 14 13 12 11 10 9. 8 7 6. 5 4 3 2 123 4 5 6 7 8 9 1011 12 13 14 15 16 17 18 1920 21 22 23 24 25 t(ms) FIGURE 12-45
Question BCD to seven segment decoder fill table, find output equations (reduced), implement it on proteus BCD DCBA 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 0 0 0 0 1 Decimal Point (OP) Error (E) 1 1 Table 9.2: Truth table for BCD to 7-Segment decoder 7-Segment a b с e g d f DP Hex
Question no. 1: design Schematic diagram and verify truth table. Of given circuit ABC Out 000 |0 001|0 with the 0 10 0 "brute force" 0110 1000 1011 1101 1111 ABC + ABC + ABC A B implementation:
Assume we have a 16-bit Arithmetic Logic Unit (ALU) that has three inputs and three outputs. List the inputs and outputs in binary for the ALU if we are using it to determine if X = 2510 < Y = 3210. The ALU. Use 16 bits or 1 bit to represent the inputs and outputs as appropriate. The value for ALU operation will be (11)2 for Set on Less Than.
Computer Science if a 12-bit linear pcm code with a resolution of 0.188V, if the voltage range that would be converted to the pcm code: 111110111101 is in the form X volts to Y volts where X and Y are constants. Find X+Y