Problem 6. Design a two-bit Gray code up-down counter. The counter has one external input. When the external input is set to zero the Gray counter up counts. When the external input is set to one the system counts down. (a) List the state transition table for the counter. (b) Draw the state transition diagram for the counter. (c) Clearly state the flip-flop input equations. (d) Draw the circuit diagram, and mark all the FF inputs and outputs clearly

Problem 6. Design a two-bit Gray code up-down counter. The counter has one external input. When the external input is set to zero the Gray counter up counts. When the external input is set to one the system counts down. (a) List the state transition table for the counter. (b) Draw the state transition diagram for the counter. (c) Clearly state the flip-flop input equations. (d) Draw the circuit diagram, and mark all the FF inputs and outputs clearly

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Simplify according to the rules and design before and after logic gates along with truth table a. F(x, y, z) = x’yz + xy’z + xyz’ + xyz. b. Design a decoder with the help of logic gates.
i really need help on this question 1.
2- Given a BCD decade counter, show the decoding logic required to decode each of the following state and how it should be connected to the counter. A HIGH output indication is required for each decoded state. MSB is to the left. (a) 0110 (b) 0111 (c) 1000
Derive State Table and Draw State Diagram of the given clocked sequential Circuit J Clk K B CIk |K Clock
Fig. Question 5 5 (a). Design a 2-bit up-counter using JK FFs with negative edge triggered clock and states as [Q1 Q0]. You must explain the working towards your answer such as state diagram, state table, excitation table, simplified input equations, state equations and the designed circuit. 5 (b). Write the state equations for the sequential circuit shown in Fig. 5.1. Fig. 5.1: Q. 5(b) CLD
By only using D-type flip flops, you will need to: i. Show the state diagram of the counter from the previous specifications ii. Choose a Mealy or Moore machine and show the state table of the counter iii. Show the transition table for the counter iv. Show the excitation table for the counter with D inputs v. Write the simplified (use k-map) logic expression for the D inputs vi. Draw the circuit diagram
Figure on the right shows the Moore model state diagram of a synchronous sequential circuit having one input (x) and one output (Z). a) Draw the state table of the synchronous sequential circuit, b) Derive the next state equations and the equation for the output. c) Derive the inputs expression if you are to use R-S flip flop as memory elements. d) Draw the logic diagram of the synchrnouse sequential circuit 1 D/0 A/0 C/1 B/0
Design an asynchronous sequential logic circuit which has inputs (X1 and X2) and one output (Z) the output (z) must go to (1) when at the end of the input sequence (00,10), This output must be maintained (unchanged) for all inputs change until the sequence (11,10) occurs, then the output must go to zero (0). and The output flips when the input is (01,10)
Step2. Using the basic logic circuits, build and test a 2-to-4 decoder circuit corresponding to the following requirements. Requirement 1. The decoder should have 2 inputs labeled as A and B. Requirement 2. The decoder should have 4 outputs labeled as Oo, 0₁, 02, and 03. Requirement 3. The decoder should behave as below: Input A 0 0 1 0 BOLO 1 00 0₁ LOOO 0 Output 0 0 1 0 0 0 0 0 0 1 0 0 1 100 0 0₂ 03 1 1 (a) Boolean expression(s) 0