Let's compare a CISC machine versus a RISC machine on a standard program. Assume the following characteristics of the two machines. CISC: CPI of 6 for load/store, 3 for ALU and 7 for branch, CPU clock rate of 3.5 GHz RISC: CPI of 1.2 and a CPU clock rate of 1.75 GHz Since the CISC machine has more complex instructions, the Instruction Count (1) for the CISC machine is 25% smaller than the Instruction Count (I) for the RISC machine The standard program has a breakdown of 38% loads, 10% stores, 35% ALU operations, and 17% branches. Which machine will run the standard program in less time and by how much?

Let's compare a CISC machine versus a RISC machine on a standard program. Assume the following characteristics of the two machines. CISC: CPI of 6 for load/store, 3 for ALU and 7 for branch, CPU clock rate of 3.5 GHz RISC: CPI of 1.2 and a CPU clock rate of 1.75 GHz Since the CISC machine has more complex instructions, the Instruction Count (1) for the CISC machine is 25% smaller than the Instruction Count (I) for the RISC machine The standard program has a breakdown of 38% loads, 10% stores, 35% ALU operations, and 17% branches. Which machine will run the standard program in less time and by how much?

Name: Let's compare a CISC machine versus a RISC machine on a standard prog
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Let's compare a CISC machine versus a RISC machine on a standard program. Assume thefollowing characteristics of the two machines.CISC: CPI of 6 for load/store, 3 for ALU and 7 for branch, CPU clock rate of 3.5 GHzRISC: CPI of 1.2 and a CPU clock ra

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Similar questions

An instruction pipeline has tive stages mely. instruction fetch (IF), instruction ecode and register fetch (ID/RF), instruction ocution (EX), memory access (MEM), and ester writeback (WB) with stage latencies I s 22 ns, 2 ns, I ns, and 0.75 ns, espectively (ns stands for nanoseconds). To pin in terms of frequency, the designers have decided to split the ID RF stage into three
H.W.: Consider a hypothetical machine with two steps instruction cycle: fetch cycle and execute cycle. The characteristics of the machine is given in Figure 8 with the following explanation: The processor contains a single data register, called an accumulator (AC). • Both instructions and data are 8 bits long. • The memory is organized using 8-bit words. • The instruction format provides 2 bits for the opcode, and up to 26 = 64 words of memory can be directly addressed. Opcode Address (a) Instruction format Magnitude (b) Integer format Program counter (PC)= Address of instruction Instruction register (IR)- Instruction being executed Accumulator (AC) Temporary storage (c) Internal CPU registers -Load AC from memory Store AC to memory - Add to AC from memory (d) Partial list of opcodes Figure 8 Characteristics of a Hypothetical Machine Figure 9 illustrates a partial program execution, showing the relevant portions of memory and processor registers after the first instruction, 64H has…
2. Suppose we have two implementations of the same instruction set architecture.Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some programand computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the sameprogram. Which computer is faster for this program and by how much?
2. Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? ur foverit 10 go
The instruction pipeline of a RISC processor has the following stages. Instruction Fetch (IF), Instruction Decode (ID), Operand Fetch (OF), Perform Operation (PO) and Writeback (WB). The IF, ID, OF and WB stages take 1 clock cycle each for every instruction. Consider a sequence of 100 instructions. In the PO stage, 40 instructions take 3 clock eveles each, 35 instructions take 2 clock cycles each, and the remaining 25 instructions take 1 clock cycle each. Assume that there are no data hazards and no control hazards. The number of clock cycles required for completion of execution of the sequence of instructions is
2. An implementation of the above RISC-V microprocessor has been designed where the supported instructions are classified as follows with regard to the number of cycles required to execute: Arithmetic & Logic: 4 cycles Memory Access: 5 cycles 3 cycles Branching: System Calls: 1 cycle What is the average CPI for this microprocessor? (includes lui, add, addi, or, ori, sub, and, (includes all loads and stores) (includes blt, beq, bne) (includes ecall) andi)
Question Q: For a basic computer that is currently running in its timing TO of execution for an instruction that is located in memory location 366. The content of AC is (212) and the content of memory locations are as follow: [memory location: content]: [365:9473], [366:7010], [367:5431], [368:4620], [431:1A23], [620:C80D]. Answer the following questions that examine the contents of PC, AR, AC, DR and IR after the end of execution for the next instruction. (Note: all numbers are in Hexadecimal.) p 4:33 The content of AC after the end of * :execution for the next instruction is 700 O 620 320 O None of the choices O 4:35 /
The time of Executing a program have one instruction in 4 stage pipelining is equal to ----- of the time when the instruction execution in sequational process 1/8 same 1/2 1/4
An instruction at address 021 in the basic computer has I = 0, an operation code of the AND instruction, and an address part equal to 083 (all numbers are in hexadecimal). The memory word at address 083 contains the operand B8F2 and the content of AC is A937. Go over the instruction cycle and determine the contents of the following registers at the end of the execute phase: PC, AR, DR, AC, and IR. Repeat the problem six more times starting with an operation code of another memory-reference instruction. 5-10.
Suppose that we have two implementations of the same instruction set architecture. Machine A has a clock cycle time of 50 ns and a CPI of 4.0 for some program, and machine B has a clock cycle of 65 ns and a CPI of 2.5 for the same program. Which machine is faster and by how much?.
Suppose that we are developing a new version of the AMD Barcelona proces- sor with a 4 GHz clock rate. We have added some additional instructions to the instruction set in such a way that the number of instructions has been reduced by 15% from the values shown for each benchmark in Exercise 1.12. The execution times obtained are shown in the following table. a. Name Execution Time (seconds) Reference Time (seconds) bzip2 700 9650 SPECratio 13.7 1.13.2 [10] In general, these CPI values are larger than those obtained in previous exercises for the same benchmarks. This is due mainly to the clock rate used in both cases, 3 GHz and 4 GHz. Determine whether the increase in the CPI is similar to that of the clock rate. If they are dissimilar, why?
A CPU takes 'x' number of clock cycles per one instruction; the Corresponding Pipelined CPU takes 2,3,4 and 1, clocks in IF, ID, PO and WB stages. To get the Speed-up 2.5, the 'x' value is