please write VHDL code In this lab, you will design a 4-bit universal shift register that can perform right shift, leftshift, and parallel loading. This shift register can be constructed using four D flip-flops andfour 4-to-1 multiplexers.Parallel outputsClearDCLK4x1MUX4x1MUX4x1MUXMUX321032103210Serialinput forshift-rightSerialinput forParalel inputsWhere:I(3:0) – Parallel InputsSerial_in - Serial InputA(3:0) - OutputsCLK – Positive edge triggered clockS(1:0) – Select mode of registerClear - Clear register (synchronous)Below is the table showing the operation of this shift register.S(1) S(0)No changeShift right (serial_in - A3, A3 - A2, A2 - A1, A1 - A0)Shift left (A2 - A3, A1 - A2, A0 A1, serial_in A0)Load parallel data (13 + A3, 12 - A2, I1 - A1, 10 - A0)1111

4×1 Multiplexer: An 4×1 multiple are also called as 4×1 mux. An 4-×1 mux is a digital multiplexer…

In this lab, you will design a 4-bit universal shift register that can perform right shift, left shift, and parallel loading. This shift register can be constructed using four D flip-flops and four 4-to-1 multiplexers. Parallel ounputs A Clear CLK 4x1 MUX 4x1 MUX 4x1 MUX 4x1 MUX 3210 3210 3210 Serial input for shift-right Serial -input for shil-left Paralel inputs Where: I(3:0) – Parallel Inputs Serial_in - Serial Input A(3:0) - Outputs CLK - Positive edge triggered clock S(1:0) - Select mode of register Clear - Clear register (synchronous) Below is the table showing the operation of this shift register.

In this lab, you will design a 4-bit universal shift register that can perform right shift, left shift, and parallel loading. This shift register can be constructed using four D flip-flops and four 4-to-1 multiplexers. Parallel ounputs A Clear CLK 4x1 MUX 4x1 MUX 4x1 MUX 4x1 MUX 3210 3210 3210 Serial input for shift-right Serial -input for shil-left Paralel inputs Where: I(3:0) – Parallel Inputs Serial_in - Serial Input A(3:0) - Outputs CLK - Positive edge triggered clock S(1:0) - Select mode of register Clear - Clear register (synchronous) Below is the table showing the operation of this shift register.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Find the output for the following input speech codes 101010111O1 101 1010
Use Pyhton
Code in Cpp:
Define mutex.
SHA-1 produces a ___ bit value. 64 128 160 254
kindly provide the R codes and ou tput
Write a VHDL file that uses a selected signal assignment statement to encode the following truth table. A 0 0 0 0 1 1 1 BC 0 0 1 1 0 1 0 1 0 0 1 11 XYZ 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 1 0 0 010 0
The output of the code is: Group of answer choices DECO 14592 (dec) 3900 (hex) all of the above
How do ALUs differentiate between signed and unsigned number operations?
Analyze the code and fill in the correct codes
How to Manipulating Binary Numbers using The Bitwise and Bit-shift Operators
For 8421 to Ex-3 code conversion, X =