Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Question
please also draw the line for clock signal.
This is a level-sensitive latch since the state of the output is dependent on the level of the clock signal.
Figure 1: Figure for one of the questions.
Ore te live
CLK
D
CIL
Figure 2: Figure for one of the questions.
Transcribed Image Text:This is a level-sensitive latch since the state of the output is dependent on the level of the clock signal. Figure 1: Figure for one of the questions. Ore te live CLK D CIL Figure 2: Figure for one of the questions.
Referring to figures
the resulting auPut at Q? Please explain
1 and2, what is
Note: -Q is the same thing as Q'
D
--Q
CLK = 1
When CLK = 1, the select line of the left-most tri-state buffer is 1,
and the select line of the other tri-state buffer is 0. Thus,
the value of D' appears at -Q, while the value (D')' appears at Q.
CLK
Positive-level-sensitive D latch
-Q
CLK = 0
closed
switch
(connection)
connection
Tri-state buffer
When CLK-0, the select inputs are opposite from above. So the value of
D does not matter, since it is not connected.
The OLD value of D, however, is fed back to the circuit.
оpen
switch
(no connection)
inverter
Copyright Michael Weeks 2004, 2014
This is a level-sensitive latch since the state of the output is dependent on the level of the clock signal.
Transcribed Image Text:Referring to figures the resulting auPut at Q? Please explain 1 and2, what is Note: -Q is the same thing as Q' D --Q CLK = 1 When CLK = 1, the select line of the left-most tri-state buffer is 1, and the select line of the other tri-state buffer is 0. Thus, the value of D' appears at -Q, while the value (D')' appears at Q. CLK Positive-level-sensitive D latch -Q CLK = 0 closed switch (connection) connection Tri-state buffer When CLK-0, the select inputs are opposite from above. So the value of D does not matter, since it is not connected. The OLD value of D, however, is fed back to the circuit. оpen switch (no connection) inverter Copyright Michael Weeks 2004, 2014 This is a level-sensitive latch since the state of the output is dependent on the level of the clock signal.
Expert Solution
steps

Step by step

Solved in 2 steps with 1 images

Blurred answer
Knowledge Booster
Distributed Database Concepts
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education