In this lab, you will be building a 4-bit counter using erilog. Use a 4-bit RCA, four 2-1 MUXes, and four D-type flip-flops to implement a 4-bit counter using Verilog. The counter should have Reset, Clock and Count inputs. When Reset = 0, regardless of the Count input you should observe all counter outputs to be zero (active-low reset). When Reset = 1, Count = 1 you should observe the counter outputs to increment from 0000 to 1111 one digit at a time, and then back to 0000 again, satisfying the forward counter action. Record all output values to verify the circuit logic functionality. When Reset = 1, Count = 0 you should observe the counter outputs to stall. Record the waveforms of such instances by switching Count input back-and-forth between logic 0 and logic 1 to verify the circuit logic functionality.
In this lab, you will be building a 4-bit counter using erilog. Use a 4-bit RCA, four 2-1 MUXes, and four D-type flip-flops to implement a 4-bit counter using Verilog. The counter should have Reset, Clock and Count inputs. When Reset = 0, regardless of the Count input you should observe all counter outputs to be zero (active-low reset). When Reset = 1, Count = 1 you should observe the counter outputs to increment from 0000 to 1111 one digit at a time, and then back to 0000 again, satisfying the forward counter action. Record all output values to verify the circuit logic functionality. When Reset = 1, Count = 0 you should observe the counter outputs to stall. Record the waveforms of such instances by switching Count input back-and-forth between logic 0 and logic 1 to verify the circuit logic functionality.
Related questions
Question
Write in RTL Verilog.
Use a 4-bit RCA, four 2-1 MUX, and four D-type flip-flops to implement a 4-bit counter

Transcribed Image Text:In this lab, you will be building a 4-bit counter using RTL Verilog.
Use a 4-bit RCA, four 2-1 MUXes, and four D-type flip-flops to implement a 4-bit
counter using Verilog.
The counter should have Reset, Clock and Count inputs.
When Reset = 0, regardless of the Count input you should observe all counter outputs to
be zero (active-low reset).
When Reset = 1, Count = 1 you should observe the counter outputs to increment from
0000 to 1111 one digit at a time, and then back to 0000 again, satisfying the forward
counter action.
Record all output values to verify the circuit logic functionality.
When Reset = 1, Count = 0 you should observe the counter outputs to stall. Record the
waveforms of such instances by switching Count input back-and-forth between logic 0
and logic 1 to verify the circuit logic functionality.
Expert Solution

This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
This is a popular solution!
Trending now
This is a popular solution!
Step by step
Solved in 2 steps with 1 images
