Exercise 3.9 The following circuit can compute a registered four-input XOR function. Each two-input XOR gate has a propagation delay of 100 ps and a contamination delay of 55 ps. Each flip-flop has a setup time of 60 ps, a hold time of 20 ps, a clock-to-Q maximum delay of 70 ps, and a clock-to-Q minimum delay of 50 ps. (1) If there is no clock skew, what is the maximum operating frequency of the circuit? (2) How much clock skew can the circuit tolerate if it must operate at 2 GHz? (3) How much clock skew can the circuit tolerate before it might experience a hold time violation? (4) (4.a) Redesign the combinational logic between the registers to be faster and tolerate more clock skew. Sketch the improved combinational circuit, which also uses three two-input XORS, and the registers. (4.b) What is its maximum frequency if there is no clock skew? (4.c) How much clock skew can the circuit tolerate before it might experience a hold time violation? CLK CLK

Exercise 3.9 The following circuit can compute a registered four-input XOR function. Each two-input XOR gate has a propagation delay of 100 ps and a contamination delay of 55 ps. Each flip-flop has a setup time of 60 ps, a hold time of 20 ps, a clock-to-Q maximum delay of 70 ps, and a clock-to-Q minimum delay of 50 ps. (1) If there is no clock skew, what is the maximum operating frequency of the circuit? (2) How much clock skew can the circuit tolerate if it must operate at 2 GHz? (3) How much clock skew can the circuit tolerate before it might experience a hold time violation? (4) (4.a) Redesign the combinational logic between the registers to be faster and tolerate more clock skew. Sketch the improved combinational circuit, which also uses three two-input XORS, and the registers. (4.b) What is its maximum frequency if there is no clock skew? (4.c) How much clock skew can the circuit tolerate before it might experience a hold time violation? CLK CLK

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Input clock frequency of the counter circuit is 16394 MHz. How mnay flip flops required to obtain the 2 MHz clock frequency of the output of the counter? A) 16 B) 13 C) 10 D) 8
Find the logic value (high / low) of the V0 output obtained for the V1 and V2 inputs in the circuit consisting of NMOS two mosfets. (low: between 0-2.5V; high: between 2.5-5V) The reasons for the reason (high / low) for each case should be specified in filling the table.
The waveforms shown are to be applied to a positive-edge triggered flip-flop- What is the value of output Q' at point X?a. highb. lowc. indeterminated. Transitioning from low to highe. Transitioning from high to low
For the JK Flip Flop application in Slide 13 for the 3-bit ripple counter, the CLK signal is connected as shown: **** CLK CLK CLK All Jand K inputs assumed to be 1. Discuss what happens to the Count output when the CLK is connected to the Q instead of the Q' output for each stage and what type of counter is this? What is the modulus? 16
Need step with step
. Choose the best answer that completes the statement or answers the question. 1. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates? a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates 2. In S-R flip-flop, ifQ= 0 the output is said to be d) AND or NOR gates a) Set b) Reset c) Previous state d) Current state 3. What is one disadvantage of an S-R flip-flop? a) It has no Enable input c) It has no clock input b) It has a RACE condition d) Invalid State 4. Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fn) to the first flip-flop is 32 kHz, the output frequency (fou) is a) 1 kHz 5. In D flip-flop, D stands for a) Distant b) 2 kHz c) 4 kHz d) 16 kHz b) Data c) Desired d) Delay 6. What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs? a) The output increases by 1 c) The output word increases by 2 b) The output decreases by 1 d) The output word…
QUESTION: Use Karnaugh Maps to minimize the functions of the combinational circuit for each Flip-Flop input (JA, KA and JB, KB) as well as the combinational circuit for the output (Y)
Sketch a timing diagram of a 4-bit binary counter like the 74X163 showing the clock signal CLK and the states Q3Q2Q1Q1 as it counts from 0 to 15. What is the frequency of Q3 compared to that of the CLK?
The waveforms shown are to be applied to a positive-edge triggered flip-flop- What is the value of output Q at point O?a. highb. lowc. indeterminated. Transitioning from low to highe. Transitioning from high to low
For the frequency divider circuit the D-flip-flop is a CD4013 Dual D-Type flip-flop V2 is a square wave applied to the Clock input and Q is the ouput waveform. a. What is the frequency of the square wave Clock from V29? b. What is the frequency of the output pin Q? c. How many D-flip-flops are implemented in the CD4013 Chip? d. How many outputs are implemented in each D-flip-flop? List them.
The circuit shown below is supposed to be a 3-bit ripple counter, but when it is tested it is seen that only the first chip, U0, has an output that changes as it should. Q1 and Q2 are both at constant values of 0. The JK flip-flops are not defective, so there is a problem with the wiring of the circuit. Assume that the SET and RESET inputs to the JK flip-flops are all connected to HIGH. Explain what is wrong with the wiring of the circuit and how you would change the wiring so that the counter works correctly. Make sure to clearly identify what part of the circuit you are referring to.
Show how an asynchronous counter with positive edge-triggered D flip-flops can be implemented having a modulus-13. Draw the timing diagram for the counter including a decoder output signal.