CSE 224 Project Part 2 1. Design VSCPU with interrupt handling Design VSCPU with interrupt handling and all instructions. Instruction set of VSCPU can be found in lab 5 doc README.md file. You can use Add only VSCPU design as an example which can be found in YULEARN. You can check lab 6 for state machine design of VSCPU with interrupt handling. Your design module name, inputs and outputs should be named like below. Designs which are not following this get 0 from this part. module VerySimpleCPU(clk, rst, data_fromRAM, wrEn, addr_toRAM, data_toRAM, interrupt); input clk, rst; input wire [31:0] data_fromRAM; input interrupt; output reg wrEn; output reg[SIZE-1:0] addr_toRAM; output reg[31:0] data_toRAM;

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
CSE 224 Project Part 2
1. Design VSCPU with interrupt handling
Design VSCPU with interrupt handling and all instructions. Instruction set of VSCPU can be
found in lab 5 doc README.md file. You can use Add only VSCPU design as an example which
can be found in YULEARN. You can check lab 6 for state machine design of VSCPU with
interrupt handling.
Your design module name, inputs and outputs should be named like below. Designs which are
not following this get 0 from this part.
module VerySimpleCPU(clk, rst, data_fromRAM, wrEn, addr_toRAM, data_toRAM,
Interrupt);
input clk, rst;
input wire [31:0] data_fromRAM;
input interrupt;
output reg wrEn3;
output reg[SIZE-1:0] addr_toRAM;
output reg[31:0] data_toRAM;
Transcribed Image Text:CSE 224 Project Part 2 1. Design VSCPU with interrupt handling Design VSCPU with interrupt handling and all instructions. Instruction set of VSCPU can be found in lab 5 doc README.md file. You can use Add only VSCPU design as an example which can be found in YULEARN. You can check lab 6 for state machine design of VSCPU with interrupt handling. Your design module name, inputs and outputs should be named like below. Designs which are not following this get 0 from this part. module VerySimpleCPU(clk, rst, data_fromRAM, wrEn, addr_toRAM, data_toRAM, Interrupt); input clk, rst; input wire [31:0] data_fromRAM; input interrupt; output reg wrEn3; output reg[SIZE-1:0] addr_toRAM; output reg[31:0] data_toRAM;
Expert Solution
steps

Step by step

Solved in 3 steps with 1 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY