Consider two processors P1 and P2 with four types of instructions as listed in the table below. Assume that a program with a dynamic instruction count of 106 instructions such that the instructions are divided into the classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D. Which implementation (P1 or P2) is faster? CPU/CPI Class A Class B Class C Class D P1(2.0 GHz) 1 2 3 P2(3.0 GHz) 3 4

Consider two processors P1 and P2 with four types of instructions as listed in the table below. Assume that a program with a dynamic instruction count of 106 instructions such that the instructions are divided into the classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D. Which implementation (P1 or P2) is faster? CPU/CPI Class A Class B Class C Class D P1(2.0 GHz) 1 2 3 P2(3.0 GHz) 3 4

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 26VE: _____ is a CPU design technique in which instruction execution is divided into multiple stages and...

See similar textbooks

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
Suppose gaming consoles PlayStation 5 and Xbox Series X use different implementations of AMD's Zen 2 architecture. The instructions they support can be divided into four classes according to their CPI (class A, B, C, and D). PlayStation has a clock rate of 2.7 GHz and the instruction classes have CPIs of 7, 3, 4 and 6 respectively whereas Xbox has a clock rate of 3.4 GHz and the instruction classes have CPIs of 5, 3, 3 and 1 respectively. Now suppose, a program has an instruction count of 1.0 * 108 and the instructions are divided into classes as follows: 30% class A, 50% class B, 10% class C, and 10% class D. Now answer the following questions: 1. Calculate how many more clock cycles per instruction on average does the PlayStation take compared to the Xbox? 2. Calculate the difference between the execution time in these two consoles in milliseconds 3. If the program runs on a reference PC with an execution time of 120 milliseconds, calculate the SPECRatio for the Playstation
3. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIS of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIS of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. What is the global CPI for each implementation? b. Find the clock cycles required in both cases.
2. Consider two processors P1 and P2 with four types of instructions as listed in Table 1. Assume that a program with a dynamic instruction count of 106 instructions such that the instructions are divided into the classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D. a. Which implementation (P1 or P2) is faster? b. What is the overall CPI for each implementation P1 and P2? c. Find the clock cycles required for both processors. CPU/CPI Class A Class B Class C Class D P1(2.5 GHz) 1 2 3 3 P2(3.0 GHz) 2 4 2 3 Table 1 Clock per instruction for each class off instruction
Consider two different implementations of the same instruction set architecture (ISA). The instructions can be divided into three classes according to their CPI (classes A, B, and C). P1 with a clock rate of 2,5 GHz and CPIS of 1, 2, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, and 4. Given a program with a dyñamic instruction count of 5 x 10 instructions divided into classes as follows: 30% class A, 30% class B, and 40% class C. A. What is the global CPI for cach implementation? B. which is faster: P1 or P27 By how much? C. Find the clock cycles required in both cases. eet
Consider two different implementations, P1 and P2, of the same instruction setarchitecture. There are four classes of instructions (A, B, C, and D).P1 has a clock rate of 1.5 GHz and CPI for each instruction class is as follows:Class CPI for this classA 1B 2C 3D 4P2 has a clock rate of 2.0 GHz and CPI for each instruction class is as follows:Class CPI for this classA 2B 2C 2D 2a. Given a program with 106 instructions divided into classes as follows: 10% classA, 20% class B, 50% class C and 20% class D, which implementation is faster?
Consider two different implementations of the same MIPS instruction set architecture. The instructions can be divided into three classes according to their CPI (R-type, I-type, J-type). P1 with a clock rate of 2.4 GHz and CPIs of 2, 3,and 4; and P2 with a clock rate of 2.8 GHz and CPIs of 3, 3, and 3. Given a program with a dynamic instruction count of 2.0E6 instructions divided into classes as follows: 25% R-type, 35% I-type, 40% J-type, which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.
Suppose the implementation of an instruction set architecture uses three classes of instructions, which are called A, B, and C. The total dynamic instruction count is 1 x 10^7 and the processor's clock rate is 2.5 GHz. Details for the three classes are given in the table below: Class CPI % of instructions A 1 20% 50% C 3 30% Complete the following table. Express all answers in scientific notation and round to two decimal places, when needed. Class Instruction Count Number of Clock Cycles х 10^ x 10^ A х 10^ х 10^ x 10^ х 10^ C
Consider a hypothetical 23-bit processor called HYP23 with all registers, including PC and SP, being 23 bits long. The smallest addressable unit in memory is an 8-bit byte B. Assume that first quarter of the address space (starts at the address 0x00000) is dedicated to HYP23’s RAM memory and the upper half of the address space is reserved for HYP23’s Flash memory. Give address ranges for the RAM and Flash memories. Fill in the table below. What are the sizes of the RAM memory and the Flash memory? Start Byte Address End Byte Address RAM memory Flash memory RAM memory size [Bytes/KiB]:____________________________Flash memory size [bytes/KiB]:____________________________
Consider two different implementations of the same instruction set architecture.The instructions can be divided into four classes according to their CPI (classA, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 2, 3, 4, and 4, andP2 with a clock rate of 3 GHz and CPIs of 2, 2, 3, and 1. Given a program witha dynamic instruction count of 1.0E6 instructions divided into classes asfollows: 10% class A, 20% class B, 50% class C, and 20% class D, whichimplementation is faster?
Please solve and show work. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 2, and P2 with a clock rate of 3 GHz and CPIs of 2, 3, 2, and 2. Given a program with a dynamic instruction count of 1.0E6, instructions are divided into classes as follows: 30% class A, 20% class B, 30% class C, and 20% class D; which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.