Consider a system with 80% hit ratio, 50 nano-seconds time to search the associative registers , 750 nano-seconds time to access memory. Find the time to access a page a. When the page number is in associative memory. b. When the time to access a page when not in associative memory. c. Find the effective memory access time.

Consider a system with 80% hit ratio, 50 nano-seconds time to search the associative registers , 750 nano-seconds time to access memory. Find the time to access a page a. When the page number is in associative memory. b. When the time to access a page when not in associative memory. c. Find the effective memory access time.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...

See similar textbooks

Related questions

Q: Consider a paging system with the page table stored in memory. a. If a memory reference takes 50…

A: The Answer is in step2

Q: A modern computer central processing unit chip (CPU) runs with a clock speed of 2.7 GHz. It can…

A: A microprocessor is a computer processor that fits on a single integrated circuit (IC). Multi-core…

Q: Consider a hypothetical system, a 48-bit width main memory with a capacity 256 TB is build using 64…

A: Given: Total number of rows of memory cell in the DRAM is = 225 48 -bit width main memory.…

Q: Consider a system with 80% hit ratio, 50 nano- seconds time to search the associative registers ,…

A: Here in the above problem given hit ratio=80% Time to search associative registers =50ns Time to…

Q: A microprocessor scans the status of an output I/O device every 20 ms. This is accom- plished by…

A: Introduction: In this question, we are asked to calculate the time to scan and service the device in…

Q: Suppose a DRAM memory has 4 K rows in its array of bit cells, its refreshing period is 64 ms and 4…

A: Introduction

Q: Find the base and limit register value for each job in the memory when the order of the job going…

A: Given Data: The total number of jobs = 4. Size of job 1 = 152461 Size of job 2 = 156284 Size of job…

Q: With drawing Compute the Average access time for memory system when the time for Main Memory is 2000…

A: A form of resource management, which is applied to computer memory is called memory management. In…

Q: 2. Suppose that we are given 32KB SRAM ICs and 8KB ROM ICs. We want to construct the address range…

A: Lets see the solution.

Q: If we have an 8 bit microcontroller that has 4kB of instruction memory starting at address 0x0000,…

A: 8 bit Microcontroller means that the processor can process 8 bits i.e. 1 byte . Hence, it is byte…

Q: Calculate the number of entries in page table for a virtual memory of MIPS with 20 KB page size.

A: The page table entry consists of various information about the page. The information consists in the…

Q: In a dynamic random access memory (DRAM) computer chip, each memory cell chiefly consists of a…

A: Introduction: We are requested to solve for surplus electrons on the -ve plate of a cell capacitor.…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: The Motorola 68020 is the 32 bit micro processor compatible with the earlier members of the 680x0…

Q: Question 4. Suppose a DRAM memory has 4 K rows in its array of bit cells, its refreshing period is…

A: Introductions :Given , DRAM memory number of rows = 4krefreshing period = 64mswe have to calculate…

Q: A computer employs RAM chips of 512 x 4 and ROM chips of 256 x 8. The computer system needs 1KB of…

A: a) 4 RAM chips and 2 ROM chips are required for decoding Explanation: RAM chip size =512*4 Required…

Q: Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main…

A: Answer: Firstly a little explanation about cache , cache lines and k way associative mapping. A…

Q: A particular SDRAM system uses 24-bit addresses. There are 2 ranks in the system and the burst…

A: Solution:-- 1)The given question has required for the solution to be provided with purpose of the…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

Q: 1. In a non-paged address translation, if the base register contains 0x52000000 and the limit…

A: For non-paged memory, all the framework needs to do is guarantee that an actual page outline is…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: According to the question, first we have to calculate the effective length of a memory cycle…

Q: Consider a paging system with the page table stored in associative registers. If a memory reference…

A: The question is about finding effective memory access time. The calculation is given in step 2.

Q: A. If a memory reference takes 200 nanoseconds, how long does a paged memory reference take? B. If…

Q: Assume that the page table can held in registers of the MMU. It takes 8 ms (milliseconds) to service…

A: According to the question , we have to find the maximum probability of page fault for an effective…

Q: Suppose that a magnetic disk has an average seek time of 4 ms, a rotation rate of 5400 RPM, a…

A: Your question is about finding avg. Amount of time to read a single sector Let's see the solution…

Q: Assume that in the system of the preceding problem, a memory cycle takes 750 ns. To what value could…

Q: Calculate the number of entries in page table for a virtual memory of MIPS with 10 KB page size.

A: Solution Plan There are two types of MIPS architecture 32 bits and 64 bits. Calculate the number…

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

Consider a system with 80% hit ratio, 50 nano-seconds time to search the associative registers , 750

nano-seconds time to access memory. Find the time to access a page

a. When the page number is in associative memory.

b. When the time to access a page when not in associative memory.

c. Find the effective memory access time.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Step by step

Solved in 3 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Consider a system with 80% hit ratio, 50 nano- seconds time to search the associative registers , 750 nano-seconds time to access memory. Find the time to access a page a. When the page number is in associative memory. b. When the time to access a page when not in associative memory. c. Find the effective memory access time.
Consider a paging system with the page table stored in memory. A. If a memory reference takes 200 nanoseconds, how long does a paged memory reference take? B. If we add associative registers, and 75 percent of all page-table references are found in the associative registers, what is the effective memory reference time? (Assume that finding a page-table entry in the associative registers takes zero time, if the entry is there.)
Suppose a DRAM memory has 4 K rows in its array of bit cells, its refreshing period is 64 ms and 4 clock cycles are needed to access each row. What is the time needed to refresh the memory if clock rate is 133 MHz? What fraction of the memory's time is spent performing refreshes?
I am trying to better understand memory access in computers, please answer the sample question below. Assume that the page table can held in registers of the MMU. It takes 8 ms (milliseconds)to service a page fault if there is an empty frame or if the replaced page is not altered, and20 ms if the replaced page is altered. Memory access time is 100 ns (nanoseconds). It has been empirically measured that the page to be replaced is altered 75% of the time.Obtain the maximum probability of page fault for an effective memory access time ≤ 200ns.
Computer science engineering numerical
Provide a solution ASAP.
show the equation with all the math
With drawing Compute the Average access time for memory system when the time for Main Memory is 2000 ns, the time for cache is 200 ns and hit ratio is 0.9?
In a dynamic random access memory (DRAM) computer chip, each memory cell chiefly consists of a capacitor for charge storage. Each of these cells represents a single binary-bit value of 1 when its 35-fFfcapacitor (1fF=10^−15F) is charged at 1.5 V, or 0 when uncharged at 0 V. A)When it is fully charged, how many excess electrons are on a cell capacitor's negative plate? B) After charge has been placed on a cell capacitor's plate, it slowly "leaks" off (through a variety of mechanisms) at a constant rate of 0.30 fC/s. How long does it take for the potential difference across this capacitor to decrease by 1.0% from its fully charged value? (Because of this leakage effect, the charge on a DRAM capacitor is "refreshed" many times per second.) Express your answer to two significant figures and include the appropriate units.
Asap
Consider a 32-bit machine where four-level paging scheme is used. If the hit ratio to TLB is 98%, and it takes 20 nanosecond to search the TLB and 100 nanoseconds to access the main memory what is effective memory access time in nanoseconds?
A microprocessor scans the status of an output I/O device every 20 ms. This is accom- plished by means of a timer alerting the processor every 20 ms. The interface of the device includes two ports: one for status and one for data output. How long does it take to scan and service the device given a clocking rate of 8 MHz? Assume for sim- plicity that all pertinent instruction cycles take 12 clock cycles.