4 Consider a processor implementation, P1 of some RISC (MIPS or risc-v) instruction set architecture (ISA). There are three classes ofinstructions (ALU, Ld/St, and Branch) in the instruction set. P1 has a clock rate of 3.9GHZ. The average number of cycles for eachinstruction class and their frequencies (for a typical program mix) are as follows:Instruction ClassP1 CPIFrequencyLd/St430%ALU40%Branch230%(a) What is the ALU CPI required for P1 to achieve an average CPI of 2.6 (rounded to the nearest integer)? 3(b) What is the mips rating for P1 (rounded to the nearest integer)?(c) If the average Google search takes 30 billion instructions to execute, how long in seconds would P1 as specified above need to dothat search (rounded to the nearest integer)?(d) Which one of the Eight Great Ideas could be utilized to dramatically (more than a factor of 10) decrease the search time?(e) Which one (most important) of the remaining Great Ideas enabled that Great Idea (your previous answer)?

Answers Part a) The instruction class Ld/St has CPI(1)=4 and Frequency1= 30%=0.3 Let the instruction…

Consider a processor implementation, P1 of some RISC (MIPS or risc-v) instruction set architecture (ISA). There are three classes of instructions (ALU, Ld/St, and Branch) in the instruction set. P1 has a clock rate of 3.9GHZ. The average number of cycles for each instruction class and their frequencies (for a typical program mix) are as follows:

Consider a processor implementation, P1 of some RISC (MIPS or risc-v) instruction set architecture (ISA). There are three classes of instructions (ALU, Ld/St, and Branch) in the instruction set. P1 has a clock rate of 3.9GHZ. The average number of cycles for each instruction class and their frequencies (for a typical program mix) are as follows:

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Consider two different implementations of the same MIPS instruction set architecture. The instructions can be divided into three classes according to their CPI (R-type, I-type, J-type). P1 with a clock rate of 2.4 GHz and CPIs of 2, 3,and 4; and P2 with a clock rate of 2.8 GHz and CPIs of 3, 3, and 3. Given a program with a dynamic instruction count of 2.0E6 instructions divided into classes as follows: 25% R-type, 35% I-type, 40% J-type, which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.
Please solve and show work. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 2, and P2 with a clock rate of 3 GHz and CPIs of 2, 3, 2, and 2. Given a program with a dynamic instruction count of 1.0E6, instructions are divided into classes as follows: 30% class A, 20% class B, 30% class C, and 20% class D; which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases.
An 8085 assembly language program is given as follows. The execution time of each instruction is given against the instruction in terms of T-state. If processor clock frequency is 1 MHz then find the execution time of the program.
Consider two different implementations of the same instruction set architecture.The instructions can be divided into four classes according to their CPI (classA, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 2, 3, 4, and 4, andP2 with a clock rate of 3 GHz and CPIs of 2, 2, 3, and 1. Given a program witha dynamic instruction count of 1.0E6 instructions divided into classes asfollows: 10% class A, 20% class B, 50% class C, and 20% class D, whichimplementation is faster?
Please show all work such as computations
Considertwodifferentimplementationsofthesameinstruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. WhatistheglobalCPIforeachimplementation?
Consider two different implementations, P1 and P2, of the same instruction setarchitecture. There are four classes of instructions (A, B, C, and D).P1 has a clock rate of 1.5 GHz and CPI for each instruction class is as follows:Class CPI for this classA 1B 2C 3D 4P2 has a clock rate of 2.0 GHz and CPI for each instruction class is as follows:Class CPI for this classA 2B 2C 2D 2a. Given a program with 106 instructions divided into classes as follows: 10% classA, 20% class B, 50% class C and 20% class D, which implementation is faster?
Please show all work such as computations / formulas
In the case of a MISD machine, one example is a systolic array, which is another kind of array. It is a pipeline network, sometimes known as a "wavefront," of data processing units that is organized in the form of a network. Because execution is initiated by the receipt of new data, none of these components need the employment of a program counter throughout their operation. The computations of each unit in the clock-synchronized systolic array are performed in "lock-step," with each unit completing alternating calculation and communication phases in a single clock cycle?
Single instruction computer (SIC) has only one instruction that for all operations our MIPS does. The instruction has the following format. sbn a, b, c # Mems[a]=Mem[a]- Mem[b]; if (Mem[a]<0) go to PC+c For example, here is the program to copy a number from location a to location b: Start: sbn temp, temp, 1 sbn temp, a, 1 sbn b, b, 1 sbn b, temp, 1 So build SIC program to add a and b, leaving the result in a and leaving b unmodified.
3. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIS of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIS of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. What is the global CPI for each implementation? b. Find the clock cycles required in both cases.
Suppose gaming consoles PlayStation 5 and Xbox Series X use different implementations of AMD's Zen 2 architecture. The instructions they support can be divided into four classes according to their CPI (class A, B, C, and D). PlayStation has a clock rate of 2.7 GHz and the instruction classes have CPIs of 7, 3, 4 and 6 respectively whereas Xbox has a clock rate of 3.4 GHz and the instruction classes have CPIs of 5, 3, 3 and 1 respectively. Now suppose, a program has an instruction count of 1.0 * 108 and the instructions are divided into classes as follows: 30% class A, 50% class B, 10% class C, and 10% class D. Now answer the following questions: 1. Calculate how many more clock cycles per instruction on average does the PlayStation take compared to the Xbox? 2. Calculate the difference between the execution time in these two consoles in milliseconds 3. If the program runs on a reference PC with an execution time of 120 milliseconds, calculate the SPECRatio for the Playstation