(b) The logic gate from (a) needs to drive a capacitive load of 150 ff with a rise- time and fall-time of 0.5 ns. If the length of all transistors is 0.5 µm, calculate the required widths for all P-type and all N-type MOSFETs in your logic gate to achieve the required edge-speeds. Clearly show the calculation steps in your solution. Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V²

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question

Please do part b using the Assumption

Q1. (a) Design a stick diagram for the following static CMOS logic gate, where A, B,
C, D are the logic gate inputs and O/P is the output:
B-d[Q6
c-d[Q7
A - Q5
AQ1
D
B
D-d [Q8
C H[Q3
40 Q2
Figure 1
Q4
VDD
O/P
Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V²
Vss
Use dual-well, CMOS technology. Include wells, well-taps, contact cuts, routing
of power and GND in your diagram. Use colour coding and/or clear and readable
detailed annotations to represent the wires in the different layers.
(b) The logic gate from (a) needs to drive a capacitive load of 150 ff with a rise-
time and fall-time of 0.5 ns. If the length of all transistors is 0.5 µm, calculate the
required widths for all P-type and all N-type MOSFETs in your logic gate to
achieve the required edge-speeds. Clearly show the calculation steps in your
solution.
Transcribed Image Text:Q1. (a) Design a stick diagram for the following static CMOS logic gate, where A, B, C, D are the logic gate inputs and O/P is the output: B-d[Q6 c-d[Q7 A - Q5 AQ1 D B D-d [Q8 C H[Q3 40 Q2 Figure 1 Q4 VDD O/P Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V² Vss Use dual-well, CMOS technology. Include wells, well-taps, contact cuts, routing of power and GND in your diagram. Use colour coding and/or clear and readable detailed annotations to represent the wires in the different layers. (b) The logic gate from (a) needs to drive a capacitive load of 150 ff with a rise- time and fall-time of 0.5 ns. If the length of all transistors is 0.5 µm, calculate the required widths for all P-type and all N-type MOSFETs in your logic gate to achieve the required edge-speeds. Clearly show the calculation steps in your solution.
Expert Solution
steps

Step by step

Solved in 3 steps with 3 images

Blurred answer
Knowledge Booster
8086 Microprocessor
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,