A Program is running on a processor Pl and it has the following parameters: Ic is equal to 20,000,000 instructions Average CPI is 3 cycles/instruction CPU frequency is 500 MHz A new processor P2 is used with the following parameters and the program is executed on this new processor now: Ic is equal to 18,000,000 instructions New average CPI: 3.5 cycles/instruction CPU new frequency: 600 MHz Which processor is faster? Compute the speedup.

A Program is running on a processor Pl and it has the following parameters: Ic is equal to 20,000,000 instructions Average CPI is 3 cycles/instruction CPU frequency is 500 MHz A new processor P2 is used with the following parameters and the program is executed on this new processor now: Ic is equal to 18,000,000 instructions New average CPI: 3.5 cycles/instruction CPU new frequency: 600 MHz Which processor is faster? Compute the speedup.

Name: A Program is running on a processor P1 and it has the following param
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: A Program is running on a processor P1 and it has the following parameters:Ic is equal to 20,000,000 instructionsAverage CPI is 3 cycles/instructionCPU frequency is 500 MHzA new processor P2 is used with the following parameters and the program is e

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...

See similar textbooks

Similar questions

A(n) ________________ instruction always alters the instruction execution sequence. A(n) ______________ instruction alters the instruction execution sequence only if a specified Condition is true.
_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
The time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
A Program is running on a processor Pl and it has the following parameters: Ic is equal to 20,000,000 instructions Average CPI is 3 cycles/instruction CPU frequency is 500 MHz A new processor P2 is used with the following parameters and the program is executed on this new processor now: Ic is equal to 18,000,000 instructions New average CPI: 3.5 cycles/instruction CPU new frequency: 600 MHz Which processor is faster? Compute the speedup.
An 8085 assembly language program is given as follows. The execution time of each instruction is given against the instruction in terms of T-state. If processor clock frequency is 1 MHz then find the execution time of the program.
A program runs in 20 sec in machine A with a clock speed of 200 MHz. A computer architecture wants to build a machine B which will run this program in 6 seconds. The architect has delivered that a substantial increase in clock rate is possible, but this will affect the design of the rest of the CPU causing machine B to require 1.2 times as many clock cycles as machine A for this program. What clock rate should be targeted for the best design in MHz ?
Answer
The table shows the delays (pico second) of the components in Figure 4.17. Read/write PC I-mem D-mem Register file Mux ALU Adder And, Shifter Sign extend Control 10 250 150 25 200 150 10 50 50 Calculate the delay of the 4 types of instructions. You need to show which components are used in each instruction. Instructions: instruction delay time sd add beq ld
A benchmark program is run on a 60 MHz processor. The executed program consists of 104,000 instruction executions, with the instruction mix and clock cycle count given below. Determine the effective CPI, MIPS rate, and execution time for this program.