A program has 75% simple instructions and 25% complex instructions. In RISC, simple instructions take 1 machine cycle and complex instructions are executed as a set of simple instructions, with an average of 12 instructions. Cycle time = 85ns. If a program has 1000000 instructions, then what is the total time taken to execute the program? If, for the same number of simple and complex instructions, CISC architecture is used which takes 4 machine cycles for simple instructions and 9 for complex instructions, what would be the total execution time? The cycle time for CISC is 96ns. Compare these two instruction sets in terms of execution time and state which one is faster.

A program has 75% simple instructions and 25% complex instructions. In RISC, simple instructions take 1 machine cycle and complex instructions are executed as a set of simple instructions, with an average of 12 instructions. Cycle time = 85ns. If a program has 1000000 instructions, then what is the total time taken to execute the program? If, for the same number of simple and complex instructions, CISC architecture is used which takes 4 machine cycles for simple instructions and 9 for complex instructions, what would be the total execution time? The cycle time for CISC is 96ns. Compare these two instruction sets in terms of execution time and state which one is faster.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Consider two computers, P1 and P2, of the same instruction set (ISA). We have a program of 7.5x10⁹ instructions and we want to run this program on P1 and P2. The P1 computer is a 5 GHz machine with CPI of 0.8. The P2 computer is a 6 GHz machine with CPI of 1.2. How many times that computer is faster than another?
CS=3000H, DS=5000H, ES=7000H, SS=9000H, IP=0123H, SP=1234H, BP=5678H, SI=8765H, DI=4321H. If ZF=1, and the instruction JZ C2 is executed, the next instruction will be fetched from memory address ?
A RISC instruction pipeline has five stages with propagation delays of 20 ns, 25 ns, 20ns, 70 ns, and 40 ns, respectively. What is the clock period? If a non-pipelined CPU can process an instruction in 160 ns, what is the actual steady-state speedup of the pipeline?
Assume that a RISC processor executes each instruction in 2 microseconds and that a 1/O device can only wait for an interrupt to be serviced for 1 millisecond before it is serviced. The number of instructions that may be executed when interruptions are deactivated is restricted.
For simplicity, let us assume that each instruction on a RISC processor is executed in 2 microseconds and that an I/O device can only wait for an interrupt to be handled for a maximum of 1 millisecond before it is serviced. The number of instructions that may be executed when interruptions are deactivated is restricted to a certain number.
Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 210 ps and a CPI of 2.2 for some programs, and computer B has a clock cycle time of 460 ps and a CPI of 1.3 for the same program. Which computer is faster for this program and by how much? Please and thank you
Assume that a RISC processor executes each instruction in 2 microseconds and that an 1/0 device can only wait for an interrupt to be served for a maximum of 1 millisecond before it is serviced. The amount of instructions that can be performed with interrupts disabled is limited to a certain quantity.
Translate the below C code into RISC-V architecture, assuming that the values of i and j are placed in registers x23 and x24 respectively. The base address of array B is in register x30, and the base address of array C is in register x31. C[7] = B[i+j];
translate c code in risc-v 32 bit assembly instructions, then convert to machine code(hex) variables a, b, and c are stored in a1, a2, and a3, respectively. Use register a1 for all intermediate values. C code: a=b+c-64; here's what i have so far addi a1,a2,a3 addi a1,a3,-64
Answer
So let's say that each instruction is executed in about two microseconds by a RISC processor. An I/O device can only wait for about 1 millisecond before its interrupt is handled. When interrupts are turned off, how many instructions can be run?