A chemical process takes place in a reactor vessel continuously, but it has to be monitored for abnormal behaviour. The system has two sensors S1 and S2 that can independently detect an abnormal temperature. They pass an electrical signal to an electrical OR-gate A, which passes a signal on to both the protection units P1 and P2 if either sensor gives a signal. The protection units and the OR-gate get electrical power from electric power unit E1, while sensors get power from electric power unit E2. Build a (qualitative) fault tree for the top event "Protection system not available" using failure of the indicated components.

A chemical process takes place in a reactor vessel continuously, but it has to be monitored for abnormal behaviour. The system has two sensors S1 and S2 that can independently detect an abnormal temperature. They pass an electrical signal to an electrical OR-gate A, which passes a signal on to both the protection units P1 and P2 if either sensor gives a signal. The protection units and the OR-gate get electrical power from electric power unit E1, while sensors get power from electric power unit E2. Build a (qualitative) fault tree for the top event "Protection system not available" using failure of the indicated components.

Related questions

Q: Construct a finite state machine that models this sanitizer booth.

A: A finite state machine (FSM) is a mathematical model used to represent the behavior of a system that…

Q: For the logic circuit in Figure 2, suppose that the the propagation time of each logic gate is…

A: this question answer in below.....

Q: Heme work: Write a VHDL code that implements the FSM described by the states diagram of figure…

A: Write VHDL code that implements the FSM described by the states diagram.

Q: Draw a simple pulse detector (negative-edge) diagram.

A: Answer : The instruction unit sends a (VLIW-like) instruction word for a vector (or stream)…

Q: Consider a linear circuit having a single output voltage and two possible voltage sources as the…

A: The notion of superposition may be used to discover the output for a particular input condition. The…

Q: Write a algorithm for 2-D steady state heat transfer where all walls are subjected to Diritchlet…

A: Algorithm pdepe(m,@heatpde,@heatic,@heatbc,x,t); colormap hot imagesc(x,t,sol) colorbar…

Q: 5: A home security system has a master switch that is used to enable an alarm, lights, video…

Q: Draw an ASM chart for the synchronous circuit having the following description, "The circuit has a…

Q: Derive the Boolean expression for the gate structure that clears the sequence counter SC to 0. Draw…

A: Answer To derive the logical expression for clearing the sequence counter SC to 0,. Interrupt…

Q: The current and voltage across a circuit element are given by the equations I(t) = 20e 100t (mA),…

A: Code: I = @(t) 20*exp(-100*t); V = @(t) 10-5*exp(-100*t); P = @(t) I(t).*V(t);…

Question

Build a (qualitative) fault tree for the top event "Protection system not available" using failure of the indicated components.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Trending now

This is a popular solution!

Step by step

Solved in 1 steps

SEE SOLUTION Check out a sample Q&A here

Similar questions

None
Write a Ladder Logic PLC program for each of the following scenarios. Label all contacts and coils in the PLC program. Scenario 1 Turn on a light when either one of two switches (I1, I2) is toggled on (construct an OR Gate). Turn on a second light when both switches (Same inputs I1, I2) are toggled on (construct an AND Gate). Turn on a third light when both switches (Same inputs I1, I2) are toggled off (construct a NOR Gate). Turn on a fourth light when either switch (Same inputs I1, I2) is toggled off (construct a NAND Gate). Print a copy of the program showing the construction of the four gate configurations. Also, submit a truth table for the four input configurations. Then modify your program so, only one light turns on at a time as you toggle the four truth table states. Scenario 2 Construct a seal-in circuit using a stop-and-start pushbutton and an internal coil to seal in. Turn on a light for 10 seconds when the start button is pushed then turn it off automatically or…
Assume we are writing a testbench for a sequential circuit that has three control inputs (cA, cB, cC) and a periodic clock (clk). If we define CLK_PERIOD as a localparameter with a value of 50 (nsec), write the testbench segment that would ensure all possible combinations of the control inputs were tested on a clock rising edge. This is can be done more elegantly if you define each time step in terms of the constant CLK_PERIOD. Your answer should include the statements that define clk, cA, cB, and cC over time. Hint: think of how you would show all combinations of three variables on a truth table and replicate that over time, where each combination is held over a timespan with a clock triggering edge.
Draw a circuit to implement a switching network with two data inputs (A and B), two data outputs (C and D), and a control input (S). If S=1, the network is in pass-through mode: C=A and D=B. If S=0, the network is in crossing mode: C=B, and D=A. Use the most reasonable combinational building blocks or gates. Label the inputs and outputs.
e) The power to a motor in a group conveyor system is controlled by the state of Four Sensor Switches A,B,C and D. The motor is to be switched on when:- All sensor switches are OPEN- Any one switch is CLOSED and the remaining three OPEN- B and C CLOSED, A and D OPEN- A and D CLOSED, B and C OPEN Assuming Switch closed = logic 1 and Switch open =0 Design the logic circuit to control the motor using NOR gates only [5 marks]
What is the total current flow and current flow through each branch of a circuit that has a total age of 3 V connected in parallel with a 2.2 k ohms resistor and a 1 k ohms resistor?
Consider two coupled dielectric slab waveguides .The two waveguides are identical to one another and have coupling coefficient:C=C12=C21=500 m-1 a)Find the length of the coupled waveguide structure that allows for complete power transfer from waveguide 1 to waveguide 2.b)Now assume that light is launched into both waveguides at the same power P0 and the same phase,but with linear X polarization in waveguide 1 and linear Y polarization in waveguide 2.Write expressions for the power and the polarization (normalized Jones vector)of the light in each waveguide as a function of the distance traveled.Assume that propagation constants and coupling coefficients are the same for both X and Y polarizations.
Develop a PLC-based ladder logic program for automatic packaging system: 1.Draw and explain ladder logic diagram to run a conveyor motor using the following conditions: a.AND Logic Function b.NOR Logic Function Analyze the following conditions: a.Upgrade the ladder diagram such that the motor runs in both clockwise and anti-clockwise direction. b.Use two light indicators to indicate the direction of motor rotation. c.Use a photosensor to detect the package on the conveyor d.Add start stop logic (Use both AND logic and OR logic, where necessary use switches to control the direction)
A gate can be in one out of four possible states: closed, raising, open, lowering. The gate can be opened either manually (by pushing the “OPEN” button) or when a sensor detects that a car is at gate. After the gate fully opens, it can be closed by pushing the “CLOSE” button. It can be also closed after 10 seconds from being fully opened, but only if there is no car at gate.Create state transition table for the above case based on the image given.
= 1 causes the heater to decrease its Q3: A Moore sequential circuit has three inputs (X2, X1, and Xo) that specify a temperature range in a room. The circuit has two outputs (I and D) that control a heater for the room; I = 1 causes the heater to increase its heat output, and D heat output. If the temperature range is 0, 1, or 2 for three successive clock cycles, the circuit generates I = 1, and conversely if the temperature range is 5, 6, or 7 for three successive clock cycles, the circuit generates D = 1; otherwise, I = 0 and D = 0. 1. Draw a state diagram. 2. Construct a state table. 3. Using D flip-flops, construct a state assigned table. 4. Determine the next-state and output logic expressions. 5. Sketch the corresponding logic circuit.
A sinusoidal voltage with a peak-to-peak value of 18 V is applied to an RC low-pass filter. If the reactance at the input frequency is zero, the output voltage is O 12.74V O zero O 18Vpp O 9Vpp