5. Provide the hexadecimal representation of the following instruction: add x9, x20, x21 a. 0x00148493 b. 0x015A0083 C. 0x015A04B3 d. Ox015C00D3 6. Given the binary number below, what assembly language does it represent? 0000 0001 0101 1010 0000 0100 1011 0011 a. add x9, x20, x21 b. sub x9, x20, x21 C. addi x9, x9, 1 d. add x9, x9, x1 7. Assume that registers x5 and x6 hold the values 0x0000ABCD and Ox12345678 respectively. What is the value of x30 for the following assembly code? or x30, x5, x6 a. 0x00000248 b. Ox00002480 C. 0x1234FFFD d. Ox1234FFFF 8. Provide the instruction type of the following instruction: add x9, x20, x21 a. R-type b. 1-type c. S-type d. U-type 9. What decimal number does the bit pattern 0x3FA00000 represent if it is a floating point number? Use the IEEE 754 standard. a. 1.00 b. 1.25 c. 1.50 d. 1.75 10. Write down the binary representation of the decimal number 14.75 assuming the IEEE 754 single precision format. a. Ox416C0000 b. 0x418C0000 c. Ox41940000 d. Ox419C0000

5. Provide the hexadecimal representation of the following instruction: add x9, x20, x21 a. 0x00148493 b. 0x015A0083 C. 0x015A04B3 d. Ox015C00D3 6. Given the binary number below, what assembly language does it represent? 0000 0001 0101 1010 0000 0100 1011 0011 a. add x9, x20, x21 b. sub x9, x20, x21 C. addi x9, x9, 1 d. add x9, x9, x1 7. Assume that registers x5 and x6 hold the values 0x0000ABCD and Ox12345678 respectively. What is the value of x30 for the following assembly code? or x30, x5, x6 a. 0x00000248 b. Ox00002480 C. 0x1234FFFD d. Ox1234FFFF 8. Provide the instruction type of the following instruction: add x9, x20, x21 a. R-type b. 1-type c. S-type d. U-type 9. What decimal number does the bit pattern 0x3FA00000 represent if it is a floating point number? Use the IEEE 754 standard. a. 1.00 b. 1.25 c. 1.50 d. 1.75 10. Write down the binary representation of the decimal number 14.75 assuming the IEEE 754 single precision format. a. Ox416C0000 b. 0x418C0000 c. Ox41940000 d. Ox419C0000

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...

See similar textbooks

Similar questions

_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
Two 1-bit values generate a 1 result value when a(n) _____ instruction is executed. All other input pairs generate a 0 result value.
Most Intel CPUs use the __________, in which each memory address is represented by two integers.
The time it takes to perform the fetch instruction and decode instruction steps is called the execution time. True or false?
A(n) __________ is a storage location implemented in the CPU.
A(n) ____________________ instruction copies data from one memory location to another.
If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
A problem-solving procedure that requires executing one or more comparison and branch instructions is called a(n) __________.
In a CPU, _______ arithmetic generally is easier to implement than _______ arithmetic because of a simpler data coding scheme and data manipulation circuitry.
A(n) ______ converts a programmers source code into the machine-language instructions consisting of binary digits.
___________ occurs when the result of an arithmetic operation exceeds the number of bits available to store it.
How does pipelining improve CPU efficiency? What’s the potential effect on pipelining’s efficiency when executing a conditional BRANCH instruction? What techniques can be used to make pipelining more efficient when executing conditional BRANCH instructions?