2) A computer system uses 16-bit memory addresses. It has a 2Kbyte cache organized in a direct-mapped fashion with 64 bytes per cache block. Assume that the size of each memory word is 1 byte. a) b) Determine the number of bits in each Tag, Block and Word fields of the memory address. When a program is executed, the CPU reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176 All the addresses are shown in decimal values. Assume that the cache is initially empty. For each of the six addresses, indicate whether the cache access will result in a hit or miss. Show all work. Calculate the hit rate, showing all work.

Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Question

Find solution to this question on memory hierarchies in computer structures (Refer to the screenshot);

2)
A computer system uses 16-bit memory addresses. It has a 2Kbyte cache organized in a
direct-mapped fashion with 64 bytes per cache block. Assume that the size of each
memory word is 1 byte.
a)
b)
Determine the number of bits in each Tag, Block and Word fields of the memory
address.
When a program is executed, the CPU reads data sequentially from the following
word addresses:
128, 144, 2176, 2180, 128, 2176
All the addresses are shown in decimal values. Assume that the cache is initially
empty. For each of the six addresses, indicate whether the cache access will result
in a hit or miss. Show all work.
Calculate the hit rate, showing all work.
Transcribed Image Text:2) A computer system uses 16-bit memory addresses. It has a 2Kbyte cache organized in a direct-mapped fashion with 64 bytes per cache block. Assume that the size of each memory word is 1 byte. a) b) Determine the number of bits in each Tag, Block and Word fields of the memory address. When a program is executed, the CPU reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176 All the addresses are shown in decimal values. Assume that the cache is initially empty. For each of the six addresses, indicate whether the cache access will result in a hit or miss. Show all work. Calculate the hit rate, showing all work.
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

Blurred answer
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education