AutoSaveffQuiz 7 - Read-O... -SearchJACKLYN KONG SIAW JINGJKFileHomeInsertDesignTransitionsAnimationsSlide ShowReviewViewHelpA ShareO CommentsO Layout vA^ A AA Shape Fill vO FindO Reset1Ø Shape OutlineS ReplaceShapes Arrange QuickStylesDesignIdeasPasteNewReuseDictateBIUS ab AV- Aav IShape Effects vA Select vSlide v Slides| SectionClipboardSlidesFontParagraphDrawingEditingVoiceDesigner1Quiz 713.12aaand abet pat aluanThe x86 architecture includes an instruction calledDecimal Adjust after Addition (DAA). DAA performs thefollowing sequence of instructions:13.6Compere lere, one tw d hree addess machines bamte compute(A xC)(D-EXFFor each of the feur machines The insructions avalableif ((AL AND OFH) >9) OR (AF = 1) thenAL - AL + 6;AF - 1;13.7elseConiderahypethetical computer with an intruction set of only twenDE UI he he eredm and the remaningsturtn dn o w mamenery The twoetat tAF d 0;endif;if (AL > 9FH) OR (CF = 1) thentepanAL - AL + 60H;CF - 1;elseCF - 0;"H" indicafhexadecimal. AL is an 8-bit register that holds the results ofaddition of two unsigned 8-bit integers. AF is a flag set if there is a carry frombit 3 to bit 4 in the result of an addition. CF is a flag set if there is a carry frombit 7 and bit 8. Explain the function performed by the DAA instruction.13.12The archtecture includes an inatruction calledmal Aaae after Addiion (DAA DAA perfarm therasaa tengaw uadea t d g a fg ut yonClick to add notesSlide 4 of 4English (Singapore)Notes모62%10:02 am2 Type here to search27°CENG21/12/202116

Here is the answer with an explanation:-

Answered: 13.12, The x86 architecture includes an…

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Similar questions

21. The program that follows implements what is known as a delay loop. MOV CX, 1000H DLY: DEC CX NOP JNZ DLY NXT: (a) How many times does the JNZ DLY instruction get executed? (b) Change the program so that JNZ DLY is executed 17 times.
Q10. State the difference between Assembly language and Machine Language. Q11. Write a program to exchange BC & DE register pair using Intel 8085 CPU stack. Q12. Say what the following program does: Start: LDA 4000H LOOP: ADD A, A CPI EFH JC LOOP STOP: STA 4000H HLT Q13. What this program does: Start: LXI SP, 5000H PUSH PUSH D POP B POP D HLT Q14. When pushing a register pair to the stack: a- SP register gets decremented by 2. b- SP register gets incremented by 2. c- SP register gets decremented by 1. d- SP register gets incremented by 1. e- None of the above. Q15. To exchange contents of DE & BC register pair using the stack, we should: a- Push D followed by Push B then pop B followed by pop D. b- Push D followed by Push E then pop B followed by pop D. Push B followed by Push D then pop B followed by pop D. d- Push C followed by Push B then pop B followed by pop E. C- e- None of the above. Q16. WR & RD pins are active low output from the CPU: a- When RD pin is 0, it means data bus is…
:- We will be implementing a new instruction within the MIPS architecture. New instruction will decrement a Variable stored in a memory location and store the decremented value in a register (Rt). This new instruction will be called DECR. Its usage and interpretation is Usage: DECR Offset(4*Rs),Rt Interpretation: Reg[Rt]= Mem[4*Rs+Offset] - 1 Which blocks are used and which control signals are generated for this instruction. How would the Instruction code fields look like ? Do we need to add an extra hardware logic, explain ? (You may draw a simplified datapath flow)
In some instruction sets, call and return instructions make use of a RR register to hold the return address rather than doing so on the stack. Show how the code in the above problem should be changed if call and return instructions used a RR register for return addresses rather than the stack. Don't change the program's function. 500 MOV R1, X 501 MOV R2, Y 502 MOV R3, Z 503 PUSH R1 504 CALL 550 505 POP R3 506 CALL 560 507 HALT · · 550 PUSH R2 551 CALL 560 552 POP R2 553 RET · · 560 PUSH R3 561 PUSH R1 562 POP R2 563 POP R1 564 RET
Q3. If content of AX register is OXFEDC, BX is Ox9876 and CF = 1 respectively, !! Find contents of AX register if following instructions are executed on 8086 microprocessors SBB AX, BX (1) MUL BL (m) XOR AX, BX
367776.1851594 ax3zay7 Jump to level 1 For instruction: j Label The instruction is at address 01100000 00000000 00000000 000011. Given an 26-bit immediate field: 00000000 00000000 00000001 11. Enter the first and last 6 bits of the 32-bit address the CPU will construct. Ex. 001101 00 00000000 00000000 00 Ex: 001001 2 Check Next
Indirect Addressing Mode Instruction 002A J@ RETADR 3E20030030 RETADR RESW 1 1.Instruction Starts with 002A2.Opcode of J is 3C3.Object code is 3E2003Please show the details
In the MIPS micro-architecture, the PC is incremented for each instruction, during the "Instruction Fetch" stage. The value of the PC may also be updated later within the "Memory Access" phase. * If the value of the PC is: 0x0000 2F1C, what is the value of the PC after you complete the execution of the instruction: ``addi $t0, $s0, $ra``?* 
E In the following code block(Reference:Q11), you will a set of assembly instructions with corresponding line numbers (line numbers are for informational purpose only and they are not part of the source code). 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 mov edx, 5 dec ecx jmp LABEL1 mov eax, 1 LABEL1: mul edx jmp ecx mov edx, 0678h sub edx, eax jmp DWORD PTR [edx] neg ebx add ecx, ebx mov eax, 0 For each of the conditions/scenario listed below, indicate the corresponding line number (that cause or is associated with the condition/scenario). Enter 0 (Zero) if the condition is not caused by the block of code. 1) Memory indirect jump: type your answer... type your answer... type your answer... type your answer... 2) Register indirect jump: 3) Relative short jump: type your answer... 5) Two's complement type your answer... 4) Relative near jump: 6) Unreachable code

Recommended textbooks for you

Computer Networking: A Top-Down Approach (7th Edi…

Computer Engineering

ISBN:

9780133594140

Author:

James Kurose, Keith Ross

Publisher:

PEARSON

Computer Organization and Design MIPS Edition, Fi…

Computer Engineering

ISBN:

9780124077263

Author:

David A. Patterson, John L. Hennessy

Publisher:

Elsevier Science

Network+ Guide to Networks (MindTap Course List)

Computer Engineering

ISBN:

9781337569330

Author:

Jill West, Tamara Dean, Jean Andrews

Publisher:

Cengage Learning

Computer Networking: A Top-Down Approach (7th Edi…

Computer Engineering

ISBN:

9780133594140

Author:

James Kurose, Keith Ross

Publisher:

PEARSON

Computer Organization and Design MIPS Edition, Fi…

Computer Engineering

ISBN:

9780124077263

Author:

David A. Patterson, John L. Hennessy

Publisher:

Elsevier Science

Network+ Guide to Networks (MindTap Course List)

Computer Engineering

ISBN:

9781337569330

Author:

Jill West, Tamara Dean, Jean Andrews

Publisher:

Cengage Learning

Concepts of Database Management

Computer Engineering

ISBN:

9781337093422

Author:

Joy L. Starks, Philip J. Pratt, Mary Z. Last

Publisher:

Cengage Learning

Prelude to Programming

Computer Engineering

ISBN:

9780133750423

Author:

VENIT, Stewart

Publisher:

Pearson Education

Sc Business Data Communications and Networking, T…

Computer Engineering

ISBN:

9781119368830

Author:

FITZGERALD

Publisher:

WILEY

SEE MORE TEXTBOOKS