1. A 64-bit word computer system employs an 8 MB cache. The address bus in this system is 38 bits. Determine the number of bits in each field of the address to be seen in the cache using a. Fully associative mapping with a line size of 16 words b. Direct mapping with a line size of 32 words 2. A 32-bit word computer system has a main memory of 2 GB, and has a 16 MB 8-way set associative cache with a line size of 32 words. How many bits is each field of the address (Tag, Index, Word, Byte)? 3. A computer system has a main memory which is cached with a Direct Mapped cache. The memory addresses of the system have a 14-bit Tag field, an 11-bit Index field, a 4-bit word field, and a 3-bit byte field. What is the size of the main memory in bytes? What is the size of the cache in bytes? How many words are there per cache line? How many bits are the world in the system? 4. According to theory, which cache organization (Direct Mapped, Set Associative, or Fully Associative) tends to have the highest average hit to miss ratio, and why? Which tends to have the lowest hit to miss ratio, and why?

1. A 64-bit word computer system employs an 8 MB cache. The address bus in this system is 38 bits. Determine the number of bits in each field of the address to be seen in the cache using a. Fully associative mapping with a line size of 16 words b. Direct mapping with a line size of 32 words 2. A 32-bit word computer system has a main memory of 2 GB, and has a 16 MB 8-way set associative cache with a line size of 32 words. How many bits is each field of the address (Tag, Index, Word, Byte)? 3. A computer system has a main memory which is cached with a Direct Mapped cache. The memory addresses of the system have a 14-bit Tag field, an 11-bit Index field, a 4-bit word field, and a 3-bit byte field. What is the size of the main memory in bytes? What is the size of the cache in bytes? How many words are there per cache line? How many bits are the world in the system? 4. According to theory, which cache organization (Direct Mapped, Set Associative, or Fully Associative) tends to have the highest average hit to miss ratio, and why? Which tends to have the lowest hit to miss ratio, and why?

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Similar questions

Help
The Intel80486 has on-chip, unified cache. It contains 8Kbytes and has a four way set associative organization and a block length of four 32-bit words. The cache is organized into 128 sets. There is a single “line valid bit” and three bits,B0,B1,B2 (the LRU bits) per line. On a cache miss, the 80486 reads a 16 byte line from main memory in a bus memory read burst. Show the details for the different fields of the address.
A computer has a 16 bit address space A[15:0]. If all addresses having bits A[15:14]=11 are reserved for I/O device registers, then the maximum number of actual word addressable memory locations is 216 - 214 Group of answer choices True False
Design a memory map for a system with 64 K of memory space, a 16-bit address bus, and a 8-bit data bus. The system needs to meet the following design requirements: The system needs 20 K of RAM, organized in a contiguous block starting at address 0x1000 . The system needs RAM filling the memory range from 0xA000 to 0xCFFF (inclusive) Your design must be subject to the following constraints in terms of access to memory chips: You can use a maximum of two (2) 8 K×8 RAM chips. You can use a maximum of two (2) 4 K×8 RAM chips. You can use a maximum of two (2) 8 K×8 ROM chips. You can use a maximum of two (2) 4 K×4 ROM chips.
A computer system contains a big endian byte addressable memory system with 8 separate memory modules. Each memory module is 32 bits wide and contains 134217728 cells. Cells within each memory module are numbered 0 through 134217727. a) If the memory employs high order interleaving, what is the 32-bit memory address of cell 1048578 within module 3? b) If the high order interleaved memory uses little-endian instead of big-endian storage order, what is the 32-bit memory address of cell 511 within module 1? c) If the memory employs low order interleaving, what is the 32-bit memory address of byte 1048575 within module 2? Bytes are numbered starting from 0. Express the address in hex. d) What is the main advantage of using low-order interleaved memory compared to using high-order interleaved memory?
I have a little bit problem with my late quiz for computer architecture, I get the answer from my lecturer but I still don't feel fully understand, can I ask for some help: In a computer system, the memory has 32 blocks and the cache has 8 blocks. Assume there is only one word per block with 4 bytes in one word. The reference sequence in terms of word location is 0, 2, 4, 10, 5, 12, 8, 18, 13. If the cache is direct-mapped, how many misses do we have if the cache is initially empty? Can you give the hit or miss for each reference?
In a certain computer, the virtual addresses are 32 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page size is 16 kB and the word size is 2 bytes. The Translation Look-aside Buffer (TLB) in the address translation path has 64 valid entries. Hit ratio of TLB is 100% then maximum number of distinct virtual addresses that can be translated is K.
4. bus throughput Consider a serial bus (1 bit wide) that runs at 2GHZ, usingalternate cycles for control signals and the other half of the cycles for data. What is the throughput of the busin bytes/second? Assume you wantto attach a video camera using this bus. The camera generates 60 frames per second, with each frame containing 1 Million pixels, each pixel 4 bytes in size. Would this work? Answer one of the below: a) If not, what compression factor would the camera need to achieve to be supported? A compression factor describes how mu ch smaller the data is when compared to un- compressed data. b) If yes, how many cameras could be connected?
Show how the decimal value 2019111310 would be stored by byte-addressable machines with 32-bit words, using little endian format and then big endian format. Assume the value starts at address 201916. Draw a diagram of memory and place the appropriate values in the correct (and labeled) memory locations.