CT212_AbrahamW2Lab
docx
keyboard_arrow_up
School
Virginia College *
*We aren’t endorsed by this school
Course
212
Subject
Electrical Engineering
Date
Feb 20, 2024
Type
docx
Pages
16
Uploaded by shekita1986
Name: Shekita Abraham
GID: G00218493
Lab 2: Logic Gates
Grantham University
Date: 11/21/2023
Introduction:
This week's lab will take what we have learned about logic gates and apply them to circuits in the
Multisim application. As we learned all combinations, logic gates can be reduced down to basic AND,
OR, and NOT logic operations and the AND gate, OR gate, and inverter that implement them. This lab
experiment will demonstrate how to analyze the operation of logic gates and verify their operation. In
part one we will use Multisim to verify the operation of the AND gate, OR gate, and invertor.
In part two, we will use Multisim logic converter to examine the operation of the NAND, NOR, and XOR gates.
Equipment/Components: This lab used resistors, probes, logic analyzer, switches, and power sources. Two power sources were used in this lab, SPST and DGND. A and B were used to open and close the circuits.
Procedure:
Follow the instructions on the lab sheet to determine the input and outputs of the logic gates and the extended logic gates.
Circuit design:
Part 1a Completed Test Circuit
Part 1b OR Gate
Part 1c The Inverter
Part 2a
The NAND Gate
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Part 2b
The NOR Gate
Part 2c
The XOR Gate
Execution/Results:
Part 1a Both circuits closed
Part 1a Switch A closed and Switch B open
Part 1a Switch A open and Switch B closed
Part 1a Switch A and B Open
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Part 1a Chart
Switch A
Closed=0
Open=1
Switch B
Closed=0
Open=1
Output
Not Lit=0
Lit=1
0
0
0
0
1
0
1
0
0
1
1
1
Part 1b
Both circuits open
Switch A open and Switch B closed
Switch A closed and Switch B open
Both circuits closed
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Chart
Switch A
Closed=0
Open=1
Switch B
Closed=0
Open=1
Output
Not Lit=0
Lit=1
0
0
0
0
1
1
1
0
1
1
1
1
Part 1c
Switch A closed
Switch A open
Chart
Switch A
Closed=0
Open=1
Output
Not Lit=0
Lit=1
0
1
1
0
Part 2a
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Chart
A
B
Output
0
0
1
0
1
1
1
0
1
1
1
0
Part 2b
Chart
A
B
Output
0
0
1
0
1
0
1
0
0
1
1
0
Part 2c
Chart
A
B
Output
0
0
0
0
1
1
1
0
1
1
1
0
Analysis:
Questions for Part 1
1) Which gate follows the rule “Any 1 gives a 1”? OR Gate
2) Which gate follows the rule “Any 0 gives a 0”? And Gate
3) Explain why the inverter is so-named. There is only one input with the inverter, so the inverter inverts
the input into the given output.
Questions for Part 2 1) How does the truth table of the NAND gate compare with the truth table of the AND gate? The
outputs are the opposite.
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
2) You observe that the output of an unknown 2-input gate is 0 only when the inputs are both 0 or both
inputs are 1. What type of logic gate are you observing? XOR Gate
3) What gate follows the rule “Any 1 gives a 0”? NOR Gate
4) An XOR gate is similar to an OR gate in that the output is 1 when either input is 1. How does XOR gate
differ from an OR gate? The XOR gate will have an output of 0 when both inputs are 1.
Analyze the results obtained from Multisim/VHDL and compare those to your calculated results (if applicable). The simulation was correct and easy. I faced issues because there was an error in the instructions but once the instructions were corrected, getting the lab done was simple.
Conclusion:
This week's lab gave us a chance to see how to use digital circuits that can be built and
used to calculate different logic gates. In the basic logic gates, we were able to use switches and a lighted
probe to input different readings based on open and closed switches and then observe if the probe was lit
or not. With the extended logic gates, we were able to connect a logic converter straight to the circuit
and use the conversion tab to get a table reading based on the inputs.
Related Documents
Related Questions
H.W: Reduce the combinational logic circuit in Figure below to a
minimum form.
arrow_forward
Q2/A) Design 8x1 multiplexer using 2x1 multiplexer?
Q2 B)Simplify the Logic circuit shown below using K-map then draw the
Simplified circuit?
Q2/C) design logic block diagram for adding 12 to 5 using full adder showing
the input for each adder?
arrow_forward
3d. will give thumbs up
arrow_forward
Q1/ Draw the logic circuit after simplify the circuit show
below using K. map:
A
Y.
C-
Add filo
B.
arrow_forward
LOGIC GATE ( NEED ONLY HANDWRITTEN SOLUTION PLEASE OTHERWISE DOWNVOTE).
arrow_forward
Convert the following logic gate circuit into a Boolean expression, writing Boolean sub-expressions next
to each gate output in the diagram:
C
DD
arrow_forward
9
Part 1 of 2
Mc
Graw
Hill
Required information
Consider the logic gate circuit shown in the given figure.
A (S1)-0-
B (S2)-0
C (S3)-0-
AB
B
BC
B+C
What is the Boolean equation for the given figure?
*****************
The Boolean equation for the given figure is (Click to select)
Note: This is a multi-part question. Once an answer is submitted, you will be unable to return to this part.
arrow_forward
Using AND gates OR gates and inverters, draw a schematic for the function F = A&B + A&C + B&C. You do not need to minimize the function.(NEED NEAT HANDWRITTEN SOLUTION ONLY OTHERWISE DOWNVOTE )
arrow_forward
SUBJECT: DIGITAL DESIGN AND LOGIC CIRCUITS FOR COMPUTER ENGINEERS
TOPIC: LOGIC DESIGN USING DECODER AND MUTLIPLEXER
NOTE: I need full complete solution and correct. Thanks you so much. Please help me!!
1. Implement the logic function
F(A, B, C) = AB' + BC + A'C' using 3x8 Decoder.
2. Implement the logic function
F(A, B, C) = AB' + BC + A'C' using multiplexer.
3. Design a combinational circuit with three inputs, x, y, and z, and three outputs, A,
B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than
the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the
input. Implement your design using multiplexer.
arrow_forward
Express the following scenario in terms of logic circuit and draw the circuit diagram. A locker has been rented in the bank. A locker gate can be opened by using one key (A) which is with the client and the other key which is with the bank (B). When both keys are used the locker door opens.
arrow_forward
Draw in Table 3 the circuit schematic of each segment using the basic logic gates in kmap
arrow_forward
In looking at the basic digital functions of AND, OR and Exclusive OR, find an everyday application of those gates. Explain the application and explain how the application meets that logic function.
arrow_forward
A. One way to think of the basic logic gate types (all but the EXOR and EXNOR) is to consider what single input state guarantees a certain output state. For example, we could describe the function of an OR gate as such: “Any high input guarantees a high output.”
Identify what type of gate is represented by each of the following phrases:
a) Any high input guarantees a low output.
b) Any low input guarantees a high output.
c) Any low input guarantees a low output.
arrow_forward
The following diagram shows a logic circuit using a combinatorial chip called A, and a sequential chip called B.
Which wiring is legal, the wiring around chip A or the wiring around chip B.
Select one:
a.
the wiring around chip A.
b.
the wiring around chip B.
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you

Related Questions
- H.W: Reduce the combinational logic circuit in Figure below to a minimum form.arrow_forwardQ2/A) Design 8x1 multiplexer using 2x1 multiplexer? Q2 B)Simplify the Logic circuit shown below using K-map then draw the Simplified circuit? Q2/C) design logic block diagram for adding 12 to 5 using full adder showing the input for each adder?arrow_forward3d. will give thumbs uparrow_forward
- Q1/ Draw the logic circuit after simplify the circuit show below using K. map: A Y. C- Add filo B.arrow_forwardLOGIC GATE ( NEED ONLY HANDWRITTEN SOLUTION PLEASE OTHERWISE DOWNVOTE).arrow_forwardConvert the following logic gate circuit into a Boolean expression, writing Boolean sub-expressions next to each gate output in the diagram: C DDarrow_forward
- 9 Part 1 of 2 Mc Graw Hill Required information Consider the logic gate circuit shown in the given figure. A (S1)-0- B (S2)-0 C (S3)-0- AB B BC B+C What is the Boolean equation for the given figure? ***************** The Boolean equation for the given figure is (Click to select) Note: This is a multi-part question. Once an answer is submitted, you will be unable to return to this part.arrow_forwardUsing AND gates OR gates and inverters, draw a schematic for the function F = A&B + A&C + B&C. You do not need to minimize the function.(NEED NEAT HANDWRITTEN SOLUTION ONLY OTHERWISE DOWNVOTE )arrow_forwardSUBJECT: DIGITAL DESIGN AND LOGIC CIRCUITS FOR COMPUTER ENGINEERS TOPIC: LOGIC DESIGN USING DECODER AND MUTLIPLEXER NOTE: I need full complete solution and correct. Thanks you so much. Please help me!! 1. Implement the logic function F(A, B, C) = AB' + BC + A'C' using 3x8 Decoder. 2. Implement the logic function F(A, B, C) = AB' + BC + A'C' using multiplexer. 3. Design a combinational circuit with three inputs, x, y, and z, and three outputs, A, B, and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the input. Implement your design using multiplexer.arrow_forward
- Express the following scenario in terms of logic circuit and draw the circuit diagram. A locker has been rented in the bank. A locker gate can be opened by using one key (A) which is with the client and the other key which is with the bank (B). When both keys are used the locker door opens.arrow_forwardDraw in Table 3 the circuit schematic of each segment using the basic logic gates in kmaparrow_forwardIn looking at the basic digital functions of AND, OR and Exclusive OR, find an everyday application of those gates. Explain the application and explain how the application meets that logic function.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
