To design: A shortest shunt-stub matching networks with the overall line lengths minimized.

Question

Want to see the full answer?

Answer 1

Question

Chapter 10, Problem 10.49P

To determine

To design: A shortest shunt-stub matching networks with the overall line lengths minimized.

Expert Solution & Answer

Want to see the full answer?

Check out a sample textbook solution

See solution

Students have asked these similar questions

3. Describe the function of PLL circuit. 4. Describe the function of bandpass filter. ASK Modulator/Demodulator U1 VD Signal in VT out X1 W R1 VC Carrier in w x2 100K 3 Y1 4 Y2 AD633 Z VR1 10K VR1 Multiplier(1) I U2 Vx out X1 W R3 2 w x2 In2 100K 3 ۲۱ I Y2 AD633 Z VR2 R2 10K C4 100K VR2 Multiplier(2) +5V 200p R5 R6 R101K ww w 2.7K 22K 1N4148 D1 559 VE out D+ In(ac) 6 0H 200p HH 6 VLP out Vo out U3 VR 0.01 0.1u R8 VR3 ww 50K Envelope Detector 10K U3 LF356 VR3 LPF U4Σ LM311 Comparator U5 PLL in CS HH 14 SIGN IN 0.1u 6 CIA PC1OUT 2 PULSES PHASE(2) COMPARATOR OUT 13. C10 HT 150p R16 ww R12 VSO C6 200p VCO OUT 4 IK in R14 C9 18K 10 O w 7 Cle H VLO out 6 15K VCO 150p 06 11 R1 CD4046 VCO IN 9 VR5 1K 12 R2 0.0047u C7 I Demod C8 out 10 SOURCE FOLLOWER R11 100K INH COMP IN 5 3 VR4 +5V+12V GND-12V о HTO 0.1u R13 10K I PL VR5 Figure 18-10 KL-94005 module R15 U6Σ OP37 BPF

DUC 1. Is the waveform on VT out terminal an ASK modulated signal? TS PROD 2. Is the waveform on VT out terminal an OOK modulated signal? ASK Modulator/Demodulator U1 VD Signal in VT out X1 W R1 VC Carrier in w x2 100K 3 Y1 4 Y2 AD633 Z VR1 10K VR1 Multiplier(1) I U2 Vx out X1 W R3 2 w x2 In2 100K 3 ۲۱ I Y2 AD633 Z VR2 R2 10K C4 100K VR2 Multiplier(2) +5V 200p R5 R6 R101K ww w 2.7K 22K 1N4148 D1 559 VE out D+ In(ac) 6 0H 200p HH 6 VLP out Vo out U3 VR 0.01 0.1u R8 VR3 ww 50K Envelope Detector 10K U3 LF356 VR3 LPF U4Σ LM311 Comparator U5 PLL in CS HH 14 SIGN IN PC1OUT 2 0.1u 6 CIA PULSES PHASE(2) COMPARATOR OUT 13 C10 HT 150p R16 ww R12 VSO 18K C6 200p VCO OUT 4 IK in R14 C9 10 O w H VLO out 6 7 Cle 15K VCO 150p 06 11 R1 CD4046 VCO IN 9 VR5 1K 12 R2 0.0047u C7 I Demod C8 out 10 SOURCE FOLLOWER R11 100K INH COMP IN 5 3 VR4 +5V+12V GND-12V о HTO 0.1u R13 10K I PL Figure 18-10 KL-94005 module VR5 R15 U6Σ OP37 BPF

h e 6. Discuss the relationship between Vx out and VLP out signals. 7. Describe the function of comparator. ASK Modulator/Demodulator U1 VD Signal in VT out X1 W R1 VC Carrier in w x2 100K 3 Y1 4 Y2 AD633 Z VR1 10K VR1 Multiplier(1) I U2 Vx out X1 W R3 2 w x2 In2 100K 3 ۲۱ I Y2 AD633 Z VR2 R2 10K C4 100K VR2 Multiplier(2) +5V 200p R5 R6 R101K ww w 2.7K 22K 1N4148 D1 559 VE out D+ In(ac) 6 0H 200p HH 6 VLP out Vo out U3 VR 0.01 0.1u R8 VR3 ww 50K Envelope Detector 10K U3 LF356 VR3 LPF U4Σ LM311 Comparator U5 PLL in CS HH 14 SIGN IN 0.1u 6 CIA PC1OUT 2 PULSES PHASE(2) COMPARATOR OUT 13. C10 HT 150p R16 ww R12 VSO C6 200p VCO OUT 4 IK in R14 C9 18K 10 O w 7 Cle H VLO out 6 15K VCO 150p 06 11 R1 CD4046 VCO IN 9 VR5 1K 12 R2 0.0047u C7 I Demod C8 out 10 SOURCE FOLLOWER R11 100K INH COMP IN 5 3 VR4 +5V+12V GND-12V о HTO 0.1u R13 10K I PL VR5 Figure 18-10 KL-94005 module R15 U6Σ OP37 BPF