With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Suppose the cache access time is 20ns, main memory access time is 100ns, and the cache hit rate is 90%. Assuming parallel (overlapped) access, what is the average access time for the processor to access an item?
How do memory controllers manage row buffer locality, and why is it important for memory access performance?
A CPU is equipped with a cache. If it takes 4 ns to access the data from the cache and 100 ns to access data from the main memory, what is the effective memory access time if the hit ratio is 90%? Answer = ns
A CPU is equipped with a cache. If it takes 4 ns to access the data from the cache and 100 ns to access data from the main memory, what is the effective memory access time if the hit ratio is 95%?
The regions of a 1 MB (Mega Byte) Memory are shown in the diagram below. Each memory register is 1B (Byte). The memory regions are as follows: 256 KB RESERVED, 512KB RAM, 128KB SCREEN, and 1B KEYBOARD. Their arrangement is shown in the diagram below. 0 RESERVED RAM SCREEN KEYBOARD UNUSED 256 KB +4 512 KB 128 KB 1 B
If a microprocessor has a 24 address lines and 16 data lines, then the memory address space of this microprocessor in Mbytes is:
The hit rate of the memory closest to the ALU is increased from 75% to 80% in a practical cache memory hierarchy. The hit latency (or hit time) for the closest memory is 20ps, while the miss latency is 20ns. What would the expected reduction in the average memory access latency be?