With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

With these characteristics for a processor: Base CPI: 1.2 Processor speed: 2GHZ Main Memory access time: 200ns L1 cache miss rate: 8% L2 cache direct-mapped miss rate: 2% L2 cache direct-mapped access speed: 15 cycles L3 cache 8-way set associative miss rate: 0.5% L3 cache 8-way set associative speed: 40 cycles a) What is the CPI for the system without the L2 cache (all misses access main memory)? Explain/show your work. b) What is the CPI for the system with the addition of the direct-mapped L2 cache? Explain/show your work. c) What is the CPI for the system with the further addition of the 8-way associative L3 cache? Explain/show your work.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Suppose a computer having 5 GHz processor with cycle time of 2ns and main memory access time 50ns…

Q: Assume that the stack address is Cs = 2 F30H, Ds: 2000H, SSA48AH Dees the adress Caver the segment…

A: Solution:

Q: 4 megabytes is built using 1M x 1-bit DRAM chips. Each DRAM chip has 1K rows of cells with A main…

A: Introductions :Given , A main memory unit = size is 4 MBbuild using DRAM chips ,we have asked to…

Q: True or False 1 T state = operating frequncy Q Zoom A false B true

A: Hello student. Greetings Hope you are doing great. As per out policy guidelines, in case of multiple…

Q: A memory system has the following performance characteristics: Cache Tag Check time: 1ns Cache Read…

A: Answer 2nsec 140ns 90 hits -> 0 stall; 10 misses -> (15+1-2)*10=140 ns stall timeNote: The…

Q: An address of 20 bits is referencing a 256KH cache that has 4 words per block and is direct mapped.…

A: Consider, the memory is byte addressable and 1 word =2 bytes Size of each cache block = 4 words = 8…

Q: 4 Consider an XYZ microprocessor with 16 Kbyte L1 cache. The miss rate for this cache is 36 and the…

A: (a) Cache memory is a type of high-speed memory that temporarily stores frequently used data for…

Q: Consider a computer with 4 levels of memory. Calculate the average memory access time, given the…

A: Given that the computer contains 4 levels of memory. That are: Cache 1 Cache 2 RAM HDD If the data…

Q: vith Direct mapped cache w

Q: Suppose a computer having 5 GHz processor with cycle time of 4ns and main memory access time 200ns…

A: Given, A computer having 5 GHz processor Cycle time = 4 hrs Main memory = 200 ns With CPI as 1…

Q: A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one…

Q: What are the Data transfer Units between these functional modules in below Memory Architecture ?…

A: The solution to the given question is: Data transfer units between registers & cache is Data…

Q: What are the steps to be taken in an instruction cache miss?

Q: Explain the concept of "memory latency" and its impact on overall system performance.

A: Memory latency refers to the time it takes for a processor to access data stored in the memory (RAM)…

Q: Compute the Average access time for memory system when the time for Main Memory is 2000 ns, the time…

A: Q: Compute average access time

Q: Question 2 Given, In_clk : timing for data to be written write : write control signal Data_in : 8…

A: The answer is

Q: The microinstructions stored in the control memory of a processor have a width of 26 bits. Each…

A: Given:

Q: Create the associative cache memory structure according to the information given. Carry out the…

A: Cache memory is one of the extremely fast type of memory that can act as a buffer between the RAM…

Q: RAM PROCESS 1 PROCESS 2 PROCESS 3 PROCESS 4 Operating tem 800K B) 400K+50 C) 100K+50 +1 D) 200K-50…

A: Memory, in the context of computers, refers to the electronic storage space used to store and…

Q: For a processor with 32-bit bus width and address bus width, set-associative cache memory will be…

A: The correct answer is:-

Q: A memory system Memory L1 cache L2 cache main memory What is the average memory access time of the…

A: According to the information given:- We have to find out the average memory access time of the…

Q: A processor with clocking rate of 8MHZ need to execute 3 instruction, where for each instruction the…

A: Clock rate = 8MHz no of instructions = 3 Scan rate of Input or Output devices = 12 clock cycle (a)…

Q: A memory system has the following performance characteristics: Cache Tag Check time: 1ns Cache Read…

A: Step 1 According to the information given:- We have to the find the memory stall time for a program…

Q: Given a system with 2 memory channels and 4 DRAM DIMMs (2 DIMMs per channel), each DIMM has: • 1…

A: Addressing in physical and virtual memory spaces refers to the mechanism by which a computer's…

Q: Suppose 93% of the memory accesses found in cache then what is average time to access a byte if…

A: Memory: The computer contains memory space, similar to humans where humans contain memory where they…

Q: Mbps memory us O MHz and ate and

Q: Consider a 512 KB cache system used in our laptop. The access time for the cache is 25 ns, and the…

A: Your answer is given below in detail.

Q: A memory hierarchy has a single cache that stores both instructions and data and has a miss rate of…

A: A memory hierarchy has a single cache that stores both instructions and data and has a miss rate of…

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

100%

With these characteristics for a processor:
Base CPI: 1.2
Processor speed: 2GHZ
Main Memory access time: 200ns
L1 cache miss rate: 8%
L2 cache direct-mapped miss rate: 2%
L2 cache direct-mapped access speed: 15 cycles
L3 cache 8-way set associative miss rate: 0.5%
L3 cache 8-way set associative speed: 40 cycles
a) What is the CPI for the system without the L2 cache (all misses access main memory)?
Explain/show your work.
b) What is the CPI for the system with the addition of the direct-mapped L2 cache?
Explain/show your work.
c) What is the CPI for the system with the further addition of the 8-way associative L3
cache? Explain/show your work.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

Step 2: part (a)

Step 3: part (b)

Step 4: part (c)

Trending now

This is a popular solution!

Step by step

Solved in 4 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one to fetch the data. Each bus cycle takes 10 nsec and each instruction takes 20 nsec (i.e., the internal processing time is negligible). The computer also has a disk with 2048 512-byte sectors per track. Disk rotation time is 5 msec. To what percent of its normal speed is the computer reduced during a DMA transfer if each 32-bit DMA transfer takes one bus cycle?
Describe the concept of memory access latency and its impact on overall system performance.
please whit justification how to get the right anwser Consider a computer system with 2 levels of caches L1 and L2. L1 Cache has l-Cache and a D-Cache. The I cache has a miss rate of 17% and the D-Cache has a miss rate of 14.6%. The miss penalty to L2 cache is 13 cycles. L2 cache miss rate is 70.9% and the miss penalty to the main memory is 177 cycles.The frequency of all data operations is 34%. Assuming a processor with no memory stalls has a CPI of 3. What is the CPI with memory stalls? Select one: O a. 33.42 O b. 27.19 Oc. 46.76 O d. None of the options O e. 6231894.43 Of. 45.51
A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes?
How many bus cycles will be needed for the instruction: MOV AH, [4312H] ) Instruction is invalid Cannot be determined from the information presented Submit You have used O of 1 attempt Save
Access time 1 nanosecond L1-Cache 32 KB 32B Main Cache K 256 KB CPU memury 8 GB LI D-Cache 32B 32 KB Access time: I nanosecond Access time: 4 ranosecond Access time: 100 nanosecond Figure 1 Figure 1 illustrates a Pentium processor memory hierarchy. The Pentium processor features two caches, L1 and L2. Both caches use a 32-byte block size. L1 is located next to the CPU, whereas L2 is located between the processor and the main memory. Similar to other types of processors, the L1 cache is really two caches. The Pentium divides the L1 cache into a cache for instructions (called the I-cache) and a cache for data (called the D-coche). Rajah 1 menunjukkan hirarki ingatan Pentium pemproses. Permproses PentiLTm mempunyai dua cache, Li dan L2. Kedua-dua coche menggunakan saiz blok 32-bait. Li terletak di sebelah CPU, manakala L2 terletak di antara pemproses dan ingatan utama. Sama seperti jenis pemproses lain, cache L1 sebenarnya terdiri dari dua cache. Pentium membahagikan cache Li kepada cache…
Assume that core components of single-cycle processor (shown below) have the following latencies: Regs Rd/Wr 80ps/60ps Adder Sign-Extend 20ps I-Mem Mux ALU D-Mem Shift-Left-2 40ps 50ps 20ps 100ps 200ps 20ps Single-cycle processor data path: Left [25-0 [31-26] PC+4 [31-28 Shift Let [25-21] Read Reg. 1 CLK - (20-16] Read Reg. 2 Addr. Data Read 15-11 Write Zero data -Cache / -MEM Res. Addr. Read Wite Data data 2 Read Data Register File Write Data RegWrite RegDst Branch (15-0) Sign Extend D-Cache D-Mem ALU 32 control ALUSrc Control InstType Memwrite MemtoReg MemRead Jump Suppose that this data path executes only two types of instruction: sub $rd, $rs, $rt lw $rt, offset ($rs) What would be the clock period to correctly execute the two instructions on the above single-cycle processor? Assume that PC register doesn't take any latency (i.e. Propagating a new PC value to I-Cache/I-Mem doesn't take any cycle).
A certain microprocessor requires either 2, 4, 8, 12, or 16 machine cycles to perform various operations. A total of 17.5% of its instructions require 2 machine cycles, 12.5% require 4 machine cycles, 35% require 8 machine cycles, 20% require 12 machine cycles, and 15% require 16 machine cycles.Q) What is the clock rate (machine cycles per second) required for this microprocessor to be a “1 MIPS” processor?
A computer has instructions that each require two bus cycles, one to fetch the instruc- tion and one to fetch the data. Each bus cycle takes 10 nsec and each instruction takes 20 nsec (i.e., the internal processing time is negligible). The computer also has a disk with 2048 512-byte sectors per track. Disk rotation time is 5 msec. To what percent of its normal speed is the computer reduced during a DMA transfer if each 32-bit DMA transfer takes one bus cycle?
When a branch is taken in beq or bne instructions, how far may that jump be? Approximately 33 instructions in either direction Approximately 33 hundred instructions in either direction Approximately 33 thousand instructions in either direction Approximately 33 million instructions in either direction