This is a practice question (not a graded assignment) from my Digital Systems lab course. The first part was to create a schematic from 2:4 decoder truth table using only NAND gates. This was done, as you can see, and is correct. Now, we're supposed to write the VHDL code for a module named "2x4_Decoder" that implements the NAND gate schematic using gate terminology and the labels from the schematic, as well as a test bench for it. I'm completely lost. All we've done so far is simple individual gates, nothing with multiple gates or connections (it's our second week in VHDL). If I could see a complete, working example for this, I could probably figure out other implementation configurations. Thank you for your assistance.

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question

This is a practice question (not a graded assignment) from my Digital Systems lab course.

The first part was to create a schematic from 2:4 decoder truth table using only NAND gates. This was done, as you can see, and is correct. Now, we're supposed to write the VHDL code for a module named "2x4_Decoder" that implements the NAND gate schematic using gate terminology and the labels from the schematic, as well as a test bench for it. I'm completely lost. All we've done so far is simple individual gates, nothing with multiple gates or connections (it's our second week in VHDL). If I could see a complete, working example for this, I could probably figure out other implementation configurations.

Thank you for your assistance.

Create a Design Source for the 2:4 decoder module and implement your NAND gate schematic as a
structural architecture.
A
O
A NOT
A NOT OUT
B NOT
B NOT OUT
Y3
Y2 1
Y1 1
YO 1
Y3 1 OUT
Y2 1 OUT
Y1 1 OUT
YO 1 OUT
Y3 2
Y2 2
Y1 2
YO 2
Y3
Y2
Y1
YO
Transcribed Image Text:Create a Design Source for the 2:4 decoder module and implement your NAND gate schematic as a structural architecture. A O A NOT A NOT OUT B NOT B NOT OUT Y3 Y2 1 Y1 1 YO 1 Y3 1 OUT Y2 1 OUT Y1 1 OUT YO 1 OUT Y3 2 Y2 2 Y1 2 YO 2 Y3 Y2 Y1 YO
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 4 steps with 1 images

Blurred answer
Knowledge Booster
State Diagram and Its Designing
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,