**Memory Configuration and Addressing**Suppose that a 16M × 16 main memory is built using 512K × 8 RAM chips and that memory is word addressable:a) How many RAM chips are necessary? **Answer:** 64b) If we were accessing one full word, how many chips would be involved? **Answer:** 2c) How many address bits are needed for each RAM chip? **Answer:** 19d) How many banks will this memory have?e) How many address bits are needed for all memory?f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?g) If low-order interleaving is used, where would address 14 (which is E in hex) be located?

Note: As per the company guideline we are suppose to answer only one question kindly post other…

Answered: Suppose that a 16M x 16 main memory is…

Suppose that a 16M x 16 main memory is built using 512K x 8 RAM chips and that memory is word addressable. a) How many RAM chips are necessary? 64

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: We already have RAM (Random Access Memory), a volatile kind of memory, so what's the point of using…

A: The answer is given in the below step

Q: How many 16 K memories can be placed (without overlapping) in the memory space of a processor that…

A: Answer to the above question is in step2.

Q: The use of transistors in RAM and ROM construction led me to believe that cache memory is…

A: While it is true that RAM and ROM are constructed using transistors, and they are the primary types…

Q: When a request from the processor cannot be fulfilled in the cache, the write buffer returns a block…

A: Please find the answer below :

Q: Given the following memory maps, determine the size of available memory space (ie the unused or free…

A: ANSWER:-

Q: Which one of the following has longest access time? DRAM O Cache Registers SRAM O O O

A: DRAM chips for personal computers have access times of 50 to 150 nanoseconds whereas Static RAM…

Q: LOOP LabelName ; 8 clock cycles Assume that the following code fragment is used to s ;initialize sum…

A: The answer is

Q: [A] Suppose that a 16M x 32 main memory is built using 512K x 16 RAM chips and that the memory is…

A: a. To find out how many RAM chips are necessary, divide the size of memory with the chip size as…

Q: Given that RAM (Random Access Memory) is already a volatile memory that stores temporary…

A: If volatile RAM (Random Access Memory) is already at our disposal, what use does caching serve? A…

Q: How many address lines are required to address 8K bytes of memory? Write only the number

A: Address space defines a range of discrete addresses, each of which may correspond to a network host,…

Q: What is the point of using cache memory if we already have volatile RAM (Random Access Memory)?…

A: Introduction : Cache memory is a type of high-speed memory that is located directly on the processor…

Q: Suppose you have a RISC machine with a 2.7 GHz clock (i.e., the clock ticks 2.7 billion times per…

A: The answer is....

Q: Assume a RAM consists of 1M bytes, and it is byte addressable. It uses a cache memory consisting of…

A: We are given a byte addressable RAM of 1MB. Cache size is 16 *4K bytes = 64K bytes Block size = 4K…

Q: 3. Time requ ratio is 0.90C access a wc

Q: In the table below, to have 8 memory addresses where each memory address holds one byte of data…

A: With n bits, we can identify 2n different memory locations. For example, 1 bit: 21 = 22 bits: 22 =…

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

**Memory Configuration and Addressing**

Suppose that a 16M × 16 main memory is built using 512K × 8 RAM chips and that memory is word addressable:

a) How many RAM chips are necessary?
**Answer:** 64

b) If we were accessing one full word, how many chips would be involved?
**Answer:** 2

c) How many address bits are needed for each RAM chip?
**Answer:** 19

d) How many banks will this memory have?

e) How many address bits are needed for all memory?

f) If high-order interleaving is used, where would address 14 (which is E in hex) be located?

g) If low-order interleaving is used, where would address 14 (which is E in hex) be located?

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

You have been contrated to design a memory system for a computer. Assuming the processor has 32 address lines, determine the number of 32 MB memories that can be placed (without overlapping) in the memory space of a processor.
Assume a CPU with a fixed 32-bit instruction length has the following instruction format:opcode mode [operand1] [operand2] [operand3]The mode encodes the number of operands and each operand’s mode. For instance, one mode indicates three registers, another indicates two registers and an immediate datum, another indicates a main memory reference, etc. Assume there are 94 instructions and 22 modes. Answer the following.a. One mode indicates three registers. How many registers can be referenced in this mode?b. One mode indicates two registers and an immediate datum in two’s complement. Assuming there are 32 registers, what is the largest immediate datum that can be referenced?c. One mode has a destination register and a source memory address (an unsignednumber). Assuming 16 registers, what is the largest memory reference available?d. One mode has two memory addresses, both using base displacement. In both, the basesare stored in index registers and the displacements are specified in the…
Q.9 Design a RAM architecture with 8 bit DRAM or SRAM cells. Consider the size of the RAM is 1KB.
Assume that a memory is initialised as follows: Memory Address Cell Contents 0x000336 0x38 0x000337 0x26 0x000338 0x48 0x000339 0x38 0x00C33A 0x00C33B 0x77 0x38 The following sequence of operations is executed in the given memory: Write(0x00C337, 0x0205) Write (0x00C339, 0x0106) Write(0x00C338, 0x0109) Assume that the read and write operations are done in groups of two bytes, and the system is a big endian system. What is the result of read(0x00C337) +read (0x00C338)? Write your answer in Base 10 (decimal)
Assume that you are asked to implement a 64Mbyte memory using eight 8Mbyte memory chips. The word size for the chips is given as 8bits. What should be the length of a memory address? How would you perform the memory-mapping?
4a
Consider memory storage of a 64-bit word stored at memory word 32 ina byte-addressable memory(a) What is the byte address of memory word 32?(b) What are the byte addresses that memory word 32 spans?(c) Draw the number 0xF1234567890ABCDE stored at word 32 in both big-endianand little-endian machines. Clearly label the byte address corresponding to eachdata byte value.
How many bits are needed to address a 4M x 16 main memory if and only if the following conditions are met: a) Is the main memory reachable in bytes? b) Is the main memory reachable in words?
1- For an 8-bit word sized 64K byte memory. The number of address lines required is ,while the number of data lines is counter ?
How many bits are needed to address a 4M x 16 main memory if and only if the following conditions are met: a) Is the main memory reachable in bytes? b) Is the main memory reachable in words?
Given a 256x 8 RAM chip, you are asked to build a memory with capacity of 2048 words with a word size equal 16 bits. a. How many 256x8 RAM chips are needed to provide a memory capacity of 2048 words? Specify the layout of the chips by stating the number of rows and columns. b. How many address bits are needed for the built memory? c. How many RAM chips are there per memory word?
By assuming 32 is a two digitnumber, consider memory storage of a 64-bit word stored at memory word 32 ina byte-addressable memory.(a) What is the byte address of memory word 32?(b) What are the byte addresses that memory word 32 spans?(c) Draw the number 0xF1234567890ABCDE stored at word 32 in both big-endianand little-endian machines. Clearly label the byte address corresponding to eachdata byte value.