Suppose that a 16M x 16 main memory is built using 512K x 8 RAM chips and that memory is wordaddressable.a) How many RAM chips are necessary? 64b)If we were accessing one full word, how many chips would be involved? 2c) How many address bits are needed for each RAM chip? 19d)How many banks will this memory have?e) How many address bits are needed for all memory?f)If high-order interleaving is used, where would address 14 (which is E in hex) be located?g) If low-order interleaving is used, where would address 14 (which is E in hex) be located?

Note: As per the company guideline we are suppose to answer only one question kindly post other…

Answered: Suppose that a 16M x 16 main memory is…

Suppose that a 16M x 16 main memory is built using 512K x 8 RAM chips and that memory is word addressable. a) How many RAM chips are necessary? 64

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: Let's assume that CPU want to read a hexadecimal value stored at a specific location in the main…

A: The steps taken by the CPU to complete the write operation are listed below.A Memory Data Register…

Q: Which of the following is true? I. According to the 80/20 rule, 80% of instructions are implemented…

A: 1. according to 80/20 , 80% of instructions are implemented and 20% are created this statement…

Q: Q3/Assume that the microprocessor can directly address 64K with a 16 data pins The memory map for…

A: The question is to choose the correct option for the given question.

Q: The first two bytes of a 2M x 16 main memory have the following hex values: Byte 0 is FE Byte 1 is…

A: The answer for the above mentioned question is given in the below steps for your reference.

Q: omputer Science Q1. Part a) A memory is byte addressable and has a 18-bit address. All the…

A: Memory refers to the electronic component of a computer system that stores data and instructions for…

Q: 1. Suppose a program has 15 logical instructions (from 0). It has been loaded into the RAM at memory…

A: given data, memory address (1234ABCD)16 Number of instructions = 5

Q: Choose the right answer from among the following statements. 1) According to the 80/20 rule, 80…

A: Introduction: Pareto Principle, known as the 80/20 principle, states that only 20% of all factors…

Q: The memory contains an array of 200 elements starting at addresses 400H. Write the assembly code…

A: Lets see the solution.

Q: Explain the following paragraph (the 8086 mic

A: Q4 Explain the following paragraph (the 8086 microprocessor works only with 64KB, in the same time…

Q: Before we can store (save) or retrieve (load) data in and out of the n we need to provide the memory…

A: It is defined as Memory Address Register (MAR) is the CPU register that either stores the memory…

Q: a. How many bits are needed for the opcode of memory unit with 2424 bits per word and instruction…

A: your question is about how many bits are needed for the opcode of memory and How many bits are left…

Q: Assume a computer that has 32-bit integers. Use a table to clearly show how each of the following…

A: Given that, Size of integers is 32 bit integers Starting address= 0x100 The values are stored…

Q: Let's assume that CPU want to read a hexadecimal value stored at a specific location in the main…

A: The answer is given below:-

Q: Suppose you have a computer with a main memory that is word-addressable and has a size of 32K x 16.…

A: Determining the amount of bits required for different components of an instruction is a step in the…

Q: Assume a 2^20 byte memory (2^20 x 8):A. What are the lowest and highest addresses if memory is…

A: Hence, A. Byte-addressable:Lowest address: 0Highest address: 2^20 - 1B. Word-addressable (16-bit…

Q: Q.2 What is the minimum number of operations required, for a microprocessor with 8 data pins, to…

A: A microprocessor utilizes data pins to facilitate the exchange of information between its memory…

Q: A new PIC18 has been developed with a program memory of 32 MB. What should be the length (number of…

A: Program counter in PIC18 is of 21 bits and is able to address 32000000 different locations.

Q: Suppose we have the instr Memory 100 600 R1| ... 400 300 ... 500 100 600 500 ... 700 800 Assume R1…

A: It is defined as the ways how architectures specify the address of an object they want to access. In…

Q: ss bus and multiple blocks of 1MB memory units. It is ory system that maximizes the main memory size…

A: Answer is in given below:-

Q: (a) Suppose the main memory of the Pep/9 were completely filled with unary instructions. How many…

A: Actually, the main memory is one of the essential part of computer...It is used to stored the data…

Q: None of them

A: Firstly, 2k * 4 = 1k * 8 (6 chips) hence, total= 6k * 8 Next, 4k * 4 = 2k * 8 (7 chips)…

Q: Please let me know if these are true or false! In multiprocessors with a shared physical main…

A: 1)False In the NUMA digital computer model, the interval varies with the placement of the memory…

Q: Q6: Assume total number of addresses a CPU can manage are 12 bits long. a. What is the maximum size…

A: In the context of computer systems, memory can be defined in such a way that it refers to the…

Q: By assuming that X = 3, and 33 is a two digit number, consider memory storage of a 64-bit word…

A: step by step solution is presented:-

Q: Assume a CPU with a fixed 32-bit instruction length has the following instruction forma

A: a. Op code + mode = 7 + 5 = 12 bits, leaving 22 bits for the operands. With 3 registers,each uses 9…

Q: Q.9 Design a RAM architecture with 8 bit DRAM or SRAM cells. Consider the size of the RAM is 1KB.

A: Given RAM 1Kb ...

Q: Translate the following pseudo code to MIPS code: A-B C Consider that the variables A, B, and C…

A: (1)C codeA = B + CMIPS Codelw $t1, 0($s4) #$t1 = Blw $t2, 0($s5) #$t2 = Cadd…

Q: 4. By assuming that 35 is a two digit number, consider memory storage of a 64- bit word stored at…

A: Given question has asked to assume memory word 35 in a byte addressable memory and also considering…

Q: Q.In a computer instruction format, the instruction length is 11 bits and the size of an address…

A: Given information: Instruction length = 11 bits = 211 = 2048 bits Address register size = 4 bits

Q: Answer the question below based on given portion of the memory unit with a word size of 8 bits, and…

A: Provided below is the detailed step by step explanation for finding the missing fields in the memory…

Q: If we want to build a 32KX32 word addressable RAM memory with only 4KX4 RAM chips, then we need:…

A: Given final size of the RAM memory is 32K*32 word addressable. The size of the RAM chips need to…

Q: Suppose that a RISC machine uses five register windows.Q) How deep can the procedure calls go before…

A: It is given that a RISC machine uses five register windows.

Q: Assume that the microprocessor can directly address 1M with a and 8 data pins. The maximum RAM…

A: the answer is given below :

Q: Assume that you are asked to implement a 64Mbyte memory using eight 8Mbyte memory chips. The word…

A: Assume that you are asked to implement a 64Mbyte memory using eight 8Mbyte memory chips. The word…

Q: 5. How many bits are required to address a 4M X 16 main memory if a) main memory is byte…

A: Dear student, As per guidelines. I can do only first question with both subparts. Please repost your…

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

Suppose that a 16M x 16 main memory is built using 512K x 8 RAM chips and that memory is word
addressable.
a) How many RAM chips are necessary? 64
b)
If we were accessing one full word, how many chips would be involved? 2
c) How many address bits are needed for each RAM chip? 19
d)
How many banks will this memory have?
e) How many address bits are needed for all memory?
f)
If high-order interleaving is used, where would address 14 (which is E in hex) be located?
g) If low-order interleaving is used, where would address 14 (which is E in hex) be located?

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Suppose we have the instruction Load 0000. Given memory and register R1 contain thevalues below:R130Memory Address Content0000 40...0010 30...0020 78...0030 55...0040 77...0050 84 Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator using the following addressing modes: a. Immediateb. Directc. Indirectd. Indexed
How many bits are needed to address a 4M x 16 main memory if and only if the following conditions are met: a) Is the main memory reachable in bytes? b) Is the main memory reachable in words?
Q.In a computer instruction format, the instruction length is 11 bits and the size of an address field is 4 bits. Is it possible to have 32 zero-address instructions using the specified format? Justify your answer.
Below is a list of 64-bit memory address references given as word address. Ox03, Oxb4, Ox2b, Ox01, Oxb7, Ox58, Oxbe, Ox02, Oxb5, Ox2e, Oxb6, Ox5b 0000 4 0100 8 1000 1100 1 0001 5 0101 9 1001 d 1101 2 0010 6 0110 a 1010 e 1110 3 0011 7 0111 b 1011 f 1111 Given a direct-mapped cache with 16 word blocks, what is the hit ratio? O 0.5 O 1 O 0.75 O 0.25
By assuming 32 is a two digitnumber, consider memory storage of a 64-bit word stored at memory word 32 ina byte-addressable memory.(a) What is the byte address of memory word 32?(b) What are the byte addresses that memory word 32 spans?(c) Draw the number 0xF1234567890ABCDE stored at word 32 in both big-endianand little-endian machines. Clearly label the byte address corresponding to eachdata byte value.
ISA of a hypothetical CPU 1 Address Memory: Address Data - (8-bits) LOAD M 100 25 STORE M 101 90 ADD M 102 65 SUB M 103 36 MUL M 104 22 105 77 DIV M 106 89 Where: Note: all numbers are hexadecimal M-a memory address AC - accumulator Sample program: //line 1 /line 2 //line 3 //line 4 //line 5 //line 6 LOAD 100 ADD 101 STORE 106 LOAD 102 SUB 103 STORE 105 Answer the following questions based on the given information above. 1. What is the content of memory location 106 after executing line 3? 2. What is the content of memory location 105 after executing line 6? 3. Write a program segment that will multiply the content of memory location 105 with the content of AC and store the result at memory location 100. а. b. 4. For this CPU, what is the width of the program counter? (express answer in terms of bits, do not include the word "bits" in your answer)
Question 1 Computer Science Write a RAM program to read n = 5 positive integers and print them in nondecreasing order. What is the uniform cost time and space complexity of your RAM program in terms on n?
I have this problem from my textbook that I do not understand, despite re-reading the section on segmentation and paging. "The IBM system/370 architecture uses a two-level memory structure and refers to the two levels as segments and pages, although the segmentation approach lacks many of the features described in Chapter 8. For the basic 370 architecture, the page size may be either 2 KB or 4 KB, and the segment size is fixed at either 64 KB or 1 MB. For the 370/XA and 370/ESA architectures, the page size is 4 KB and the segment size is 1 MB. What advantages of segmentation does this scheme lack? What is the benefit of segmentation for the 370?"Can you help me undertand what they are looking for in this explanation?
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?
1. How many bits are required to address a 8M × 16 main memory if a) Main memory is byte-addressable? b) Main memory is word-addressable?
4. e. How many address pins are needed to address 64K SRAM? f. How many address pins are needed to address 256K DRAM? g. What is the range of addresses accessible by the chip shown below? D7 DO A0 64K x 8 A 16 A17 Do A 15 A18- CS A19- OE WR MEMR. |МEMW h. What signals are provided by the CPU in order to write a byte of data into memory?
7.How many bits are stored in 1KByte of memory?