Sequence Requirement The following are the sequence requirement for this project. • At first state (00) and third state (10): The system transitions to the next state when the long timer goes OFF. • At second state (01) and fourth state (11): The system transitions to the next state when the short timer goes OFF. Therefore, add the sequence requirement into state diagram from Lab 2, your new state diagram is shown in Figure 2.PART 1: DESIGN 1.1 Design a 2-bit binary counter using D flip-flops. Consider the long timer, TL and short timer, TS as your control inputs for the counter to work. As shown in Figure 1, the output from this counter, will be inputted to the combinational logic circuit. Show all your design steps (truth table, equation, and circuit implementation).
Sequence Requirement
The following are the sequence requirement for this project.
• At first state (00) and third state (10): The system transitions to the next state when the long timer goes OFF.
• At second state (01) and fourth state (11): The system transitions to the next state when the short timer goes OFF.
Therefore, add the sequence requirement into state diagram from Lab 2, your new state diagram is shown in Figure 2.PART 1: DESIGN
1.1 Design a 2-bit binary counter using D flip-flops. Consider the long timer, TL and short timer, TS as your control inputs for the counter to work. As shown in Figure 1, the output from this counter, will be inputted to the combinational logic circuit. Show all your design steps (truth table, equation, and circuit implementation).
![TL=1
First state (S1): 00
Main: green (MG)
Side: red (SR)
Ts=0
TL=0
Fourth state (S4):
Second state (S2):
11
01
Ts=1
Ts=1
Main: red (MR)
Main: yellow (MY)
Side: yellow (SY)
Side: red (SR)
TL=0
Ts=0
Third state (S3):
10
Main: red (MR)
Side: green (SG)
TL=1](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2Fccd37ffe-1016-4db4-a134-20a4a260cb9e%2F1fc2ef6d-3115-41dd-a1d7-dbcf0fa3a9dc%2F0azmk3k_processed.png&w=3840&q=75)
![TRAFFIC SIGNAL CONTROL LOGIC
MR
Red
l. Main
Yellow
MY
Binary
number
Green
MG
SR
Red
Sequential Logic
Side
Yellow
SY
SG
Green
Combinational
Logic
Traffic ight
and
interface unit
Short Long 10 kHz
Imer timer dock
Long Trigger
Short Trigger
Timing Circuits](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2Fccd37ffe-1016-4db4-a134-20a4a260cb9e%2F1fc2ef6d-3115-41dd-a1d7-dbcf0fa3a9dc%2Fs3h2sh8_processed.png&w=3840&q=75)
![](/static/compass_v2/shared-icons/check-mark.png)
Step by step
Solved in 2 steps with 1 images
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
![Concepts of Database Management](https://www.bartleby.com/isbn_cover_images/9781337093422/9781337093422_smallCoverImage.gif)
![Prelude to Programming](https://www.bartleby.com/isbn_cover_images/9780133750423/9780133750423_smallCoverImage.jpg)
![Sc Business Data Communications and Networking, T…](https://www.bartleby.com/isbn_cover_images/9781119368830/9781119368830_smallCoverImage.gif)