Q2) Answer the following sentence with (True) or (False) and correct the false answer: 1. CMPS is used with REPE, REPZ, REPNE and REPNZ. 2. Loop instruction is equal to JNZ instruction. 3. SAL and SHL have the same operation. 4. The instruction MOV BX,'B' is allowed. 5. Segment override prefix means we can use any segment register to have the physical address. 6. In CBW, the MSB of AX is copied to all the bits in DX. 7. The following piece of code is used to: LAHF AND AH, FOH Complement PF and CF XOR AH, OFH SAHF 8. In conditional jump, the next instruction is executed if the condition is not met. 9. Assume BL=11H, AX=FFB6 H, the result of executing IDIV BL is AX=FAFD H 10. The instruction queue in the BIU works on LIFO basis.

Q2) Answer the following sentence with (True) or (False) and correct the false answer: 1. CMPS is used with REPE, REPZ, REPNE and REPNZ. 2. Loop instruction is equal to JNZ instruction. 3. SAL and SHL have the same operation. 4. The instruction MOV BX,'B' is allowed. 5. Segment override prefix means we can use any segment register to have the physical address. 6. In CBW, the MSB of AX is copied to all the bits in DX. 7. The following piece of code is used to: LAHF AND AH, FOH Complement PF and CF XOR AH, OFH SAHF 8. In conditional jump, the next instruction is executed if the condition is not met. 9. Assume BL=11H, AX=FFB6 H, the result of executing IDIV BL is AX=FAFD H 10. The instruction queue in the BIU works on LIFO basis.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

PROVIDE THE PSEUDO INSTRUCTION FOR THE FF: (LABEL=VARIABLE) MEM1 LOCATION STORES DATA AS SHOWN. CREATE A PSEUDO INSTRUCTION BASED ON THE DATA SIZE GIVEN. 1. Initialize and allocates MEM in Quad Word. 2. Initialize and allocates MEM in Word. 3. Initialize and allocates MEM in Double Word.
Write the assembly code to perform the functionality of a "ret" instruction without using return. 1. Write the first instruction required to perform the functionality of a return instruction. Hint: Do not use a 'pop' instruction as that would modify a register or memory which return does not do, but consider what a pop does besides that. 2. Write the second instruction required to perform the functionality of a return instruction. Hint: jmp
*ASSEMBLY LANGUAGE* A subtraction instruction takes two operands, subtracts the first from the second, and the result goes into the second. Write a 16-bit subtraction instruction, where... The first operand is stored at the memory address contained within the %edx register. (NOTE: To be clear, the %edx register contains the memory address OF the operand, not the operand itself! Recall the syntax of "indirect addressing," to use here.) The second operand -- also where the result shall be stored -- is stored directly in the 16-bit %bp register.
3. Let say BX = 1000H, SI = 2000H, DISP = 1234H, DS =1200H. %3D Determine the effective address of the Word that will be transferred to DX when executing this instruction: MOV DX,[BX+SI+1234]
Write down the values of Carry, Overflow, Zero, Sign, Auxiliary Carry, Parity flag after each instruction has executed.( Justify the value of each flag. ( mov ax, OBFFh add ah, 117 add al, 1.
Read the following code carefully to answer what it does: START: MOV SI, 0300 MOV DI, 0302 MOV AX, (SI) ADD (DI), AX STOP: HLT Select one: a. None of the above O b. CLC instruction should be added to the beginning of the program c. The content of destination word does not change O d. Adding two words. Result in 0301H & 0302H O e. Adding two words. Result in 0302H & 0303H
2. Suppose the ROUNDING [2:0] field of the CTRL5_C register is set to 110, what registers are included in the register address cycling? List the name of all the register names. Solution:
4. We have the following data for a branching instruction, where T = branch is taken, and N = the bgranch is not taken: TTTTNNNNNNNNNNNTTTTTTTTNNNNNNNNNNTTTT a. what is the success prediction rate for the one bit prediction method? b. what is the success prediction rate for the two bit prediction method? C. compare the two and comment
3
21-
Example: content of memory at address 3AF is 632Eu. The content of memory at address 32E# is 849FH- a. What is the instruction that will be fetched and execute. b. Show the binary operation that will be performed in AC when the instruction is executed. c. Give the contents of registers PC, AR, DR, AC, and IR at the end of instruction cycle.
Q4/ A- write a program to count number of one's & zero's in a number stored at 0200:0010, use rotate instruction, store the result in the memory location 0200:0011 and 0200:0012 respectively.