Choose..Having two pipelinesFrom a strictly hardware point of view, describes a computer architecture where all processors have direct (usually bus based) access to common physical memory.Most common microprocessor designs such as the Intel 80x86 and Motorola 68K series followed this instruction set architectureGeneral Purpose, Data, Address and Condition CodesTwo varieties: Processor Arrays and Vector processors are used in this parallel computer architectureA computer architecture, combines two or more processors on a single piece of silicon (called a die).Hardware architecture where multiple processors share a single address space and access to all resources; shared memory computing.A single data stream is fed into multiple processing units.Examples of a parallel architecture: most current supercomputers, networked parallel computer clusters and "grids", multi-processor SMP computers, multi-core PCsCan not execute instructions after a branch in parallel with instructions before a branch RISC -> Processors have a CPI (clock per instruction) of one cycle. This is due to the optimization of each instruction on the CPU and a technique called PIPELININGBreaking a task into steps performed by different processor units, with inputs streaming through, much like an assembly line; a type of parallel computing.Top level in memory hierarchyCan fetch next instruction during execution of current instructionDirect descendent of IBM 801, RT PC and RS/6000 and All are RISC PART A. Match Column A with Column BMISDChoose...SharedChoose..memorySMPChoose..CISCChoose...registersChoose...SIMDChoose...multipleChoose...streamsMIMDChoose..Power PCChoose...PrefetchChoose...PIPELININGChoose...MulticoreChoose...User visibleChoose..registersProceduralChoose...Dependency

MISD: Examples of a parallel architecture: most current supercomputers, networked parallel computer…

PART A. Match Column A with Column B MISD Choose... Shared Choose... memory SMP Choose... CISC Choose.. registers Choose... SIMD Choose.. multiple Choose.. streams MIMD Choose... Power PC Choose... Prefetch Choose... PIPELINING Choose... Multicore Choose... User visible Choose.. registers Procedural Choose... Dependency

PART A. Match Column A with Column B MISD Choose... Shared Choose... memory SMP Choose... CISC Choose.. registers Choose... SIMD Choose.. multiple Choose.. streams MIMD Choose... Power PC Choose... Prefetch Choose... PIPELINING Choose... Multicore Choose... User visible Choose.. registers Procedural Choose... Dependency

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Assume a control memory is 28 bits wide. The microinstruction format is divided into 3 fields: Micro-operation field: 13 bits Address selection field: 32 flags Address field What is the size of the Control Memory (in bytes)?
multithreading means الاجابات the system is composed from more than one core process is composed on more than one thread CPU execute more than one program at a time all of previous no one of previous
Do not use AI.
Overlapping I/O with computation. The driver inputs a sequence of data items, each of which must be processed before the next item is copied.(The status check has been omitted in the pseudo code for clarity): repeat write parameters for input operation write opcode repeat read busy until FALSE copy data item from input buffer process data item The device does not have to be idle during the processing phase. Modify the code such that the processing is overlapped with the I/O device operation.