---**Implementing a New Instruction in MIPS Architecture****Context:**We will be introducing a new instruction in the MIPS architecture. This instruction, called **DECR**, will decrement a variable stored in a memory location and store the decremented value in a register \( Rt \).**Usage:**\[ \text{DECR Offset(4*Rs), Rt} \]**Interpretation:**\[ \text{Reg[Rt] = Mem[4*Rs + Offset] - 1} \]**Discussion Points:**1. **Blocks and Control Signals:** - Analyze which blocks are utilized in this new instruction. - Determine the control signals that are generated.2. **Instruction Code Fields:** - Consider the format of instruction code fields for this operation.3. **Hardware Logic:** - Evaluate if additional hardware logic is necessary. Provide an explanation based on the data path flow.(You may illustrate with a simplified data path flow diagram.)---

NEW YORK 4. (30%) We will be implementing a new instruction within the MIPS architecture. New instruction will decrement a Variable stored in a memory location and store the decremented value in a register (Rt). TH new instruction will be called DECR. Its usage and interpretation is Usage: DECR Offset(4*Rs),Rt RogPtl= MemI4*Rs+Offsetl - 1

NEW YORK 4. (30%) We will be implementing a new instruction within the MIPS architecture. New instruction will decrement a Variable stored in a memory location and store the decremented value in a register (Rt). TH new instruction will be called DECR. Its usage and interpretation is Usage: DECR Offset(4Rs),Rt RogPtl= MemI4Rs+Offsetl - 1

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

help
microprocessor 8086
:- We will be implementing a new instruction within the MIPS architecture. New instruction will decrement a Variable stored in a memory location and store the decremented value in a register (Rt). This new instruction will be called DECR. Its usage and interpretation is Usage: DECR Offset(4*Rs),Rt Interpretation: Reg[Rt]= Mem[4*Rs+Offset] - 1 Which blocks are used and which control signals are generated for this instruction. How would the Instruction code fields look like ? Do we need to add an extra hardware logic, explain ? (You may draw a simplified datapath flow)
3/ Write the required microoperations (with timing signals starts from T4) to implement instruction called TOR that works as follows: Instruction TOR: (AC=AC-2M[EA])
-Write a single instruction that will load AX from address [1F22 H] and DS from address [1F24 H]. Your answer If SS = 35 = FFFEH, %3D Calculate the physical address of the stack and show the logical address of the stack Your answer -The segment register associated with the BX register to get the logical address. Your answer
1A. Consider the following code: AREA ASCENDING, CODE, READONLY ENTRY MOV R8, #2 LOOPO LDR R1, [R2], #4 STR R1, [R3], #4 SUBS R8, R8, #1 CMP R8, #0 BNE LOOPO How many clock cycles are required to complete the execution of the above code on non- pipelined processor assuming each instruction will take 1 cycle to execute completely? Show calculations. How many clock cycles required to complete the execution of the above code on 3-staged pipelined processor? Draw the pipeline diagram for the same. Let one stage requires one clock cycle and assume all memory references hit in cache.
Note: solution should use intel 8085 microprocessor Answer a) Microprocessor intel 8085 Q2: Write the assembly code to (No MVI allowed- Assume ALL Registers have 00H initially)! a) Load into registers B through E (in sequence) from memory locations (2EFCH) onward. Let the microprocessor perform the operation B+D then store the answer at (4020H) b) Memory Map Segment 40H 20H 17H 11H 40H 20H 17H 20H 20H 40H 20H 2EFCH 4020H
Microprocessors 8086
Q1:
Q2: Answer the following: A: What is the machine language equivalent for this instruction that appear in a program? SBB AX. [BP+65H]; Where the Op code for (SBB-000110) 2. MOV SS:[BP+DI+23A1], CX; where the opcode for (MOV = 100010) Table 1. MOD field for the 16-bit instruction mode Table 2. 16-bit R/M memory - addressing mo MOD Function R/M Code Addressing Mode 00 No displacement 000 DS:[BX+SI] 01 001 DS:[BX+DI] 8-bit sign-extended displacement 16-bit signed displacement 10 010 SS:[BP+SI] 11 R/M is a register 011 SS:[BP+DI] 100 DS:[SI] 101 DS:[DI] 110 SS:[BP]* 111 DS:[BX] Table 3. REG and R/M when MOD = 11 assignments Code W = 0 (Bytc) W = 1 (Word) 000 AL AX 001 CL CX 010 DL DX 011 BL BX 100 AH SP 101 CH BP 110 DH SI 111 BH DI W = 1 (Doubleword) EAX ECX EDX EBX ESP EBP ESI EDI
in 80886 microprocessor What is result of executing the following instruction sequence? MOV BX, 100H MOV [ BX], 0C0ABH MOV AX, BX OR AL, [BX+1] AND AH, OFFH MOV [BX+2], AX HLT
Q1 [8]. Translate this following C code into MIPS instructions. Your translation should be direct, without rearranging instructions to achieve better performance. for(i=0; il=j; i+=2) b[i]=a[i]+ a[i+1]; Assume that variables are kept in registers as follows, and that all registers except those indicated as Free are used to keep various variables, so they cannot be used for anything else. i b C Free R7 R2 R3 j R8 a R1 RO,R10,R11,R12