Homework Help is Here – Start Your Trial Now!
Engineering
Computer Engineering
lw add $31.0(500) S10, 510, Sel lw 362, 4(580) Sti, 51, 52 add above sequence of instruction will cause TWO STALL CYCLES wn the latencies below for the individual elements of the MIPS datapath given to you, Provide the speedup provided by the pipelined processor mpared to the single cycle. (Use the datapath provided in the figure below). Your answer will be the ratio between the amount of time taken by the pipelined essor and the single cycle processor in order to execute the above four instructions. Make sure to include the stalls due to the data hazards in your calculations. -Mem Add Shift left-2 ALU Mux D-Mem Regs Sign extend 500ps 150ps 150ps 100ps 20ps 200ps 500ps 90ps Instruction [25-01 Jump address (31-0] 26 28 PC +4 (31-28) Shift left 2

lw add $31.0(500) S10, 510, Sel lw 362, 4(580) Sti, 51, 52 add above sequence of instruction will cause TWO STALL CYCLES wn the latencies below for the individual elements of the MIPS datapath given to you, Provide the speedup provided by the pipelined processor mpared to the single cycle. (Use the datapath provided in the figure below). Your answer will be the ratio between the amount of time taken by the pipelined essor and the single cycle processor in order to execute the above four instructions. Make sure to include the stalls due to the data hazards in your calculations. -Mem Add Shift left-2 ALU Mux D-Mem Regs Sign extend 500ps 150ps 150ps 100ps 20ps 200ps 500ps 90ps Instruction [25-01 Jump address (31-0] 26 28 PC +4 (31-28) Shift left 2

Computer Networking: A Top-Down Approach (7th Edition)
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
See similar textbooks
icon
Related questions
Question

A7

QUESTION TA The following MIPS instruction sequence is executed on a 5-cycle pipeline datapath, which is implemented with hazard detection and forwarding unit Iw add $31. 0(550) S10, 510, Sel $52, 4($80) Stl. Stl. Ss2 lw add The above sequence of instruction will cause TWO STALL CYCLES. Given the latencies below for the individual elements of the MIPS datapath given to you, Provide the speedup provided by the pipelined processor compared to the single cycle. (Use the datapath provided in the figure below). Your answer will be the ratio between the amount of time taken by the pipelined processor and the single cycle processor in order to execute the above four instructions. Make sure to include the stalls due to the data hazards in your calculations. 1-Mem Add Mux ALU Regs Sign-extend Shift-left-2 D-Mem 500ps 500ps 150ps 100ps 150ps 20ps 200ps 90ps Instruction [25-01 Jump address [31-0] Shift left 2, 26 28 PC +4 [31-28) ALU result RegDst Jump Add Shift left 2/ Add (。 Max- MUX 1
Transcribed Image Text:QUESTION TA The following MIPS instruction sequence is executed on a 5-cycle pipeline datapath, which is implemented with hazard detection and forwarding unit Iw add $31. 0(550) S10, 510, Sel $52, 4($80) Stl. Stl. Ss2 lw add The above sequence of instruction will cause TWO STALL CYCLES. Given the latencies below for the individual elements of the MIPS datapath given to you, Provide the speedup provided by the pipelined processor compared to the single cycle. (Use the datapath provided in the figure below). Your answer will be the ratio between the amount of time taken by the pipelined processor and the single cycle processor in order to execute the above four instructions. Make sure to include the stalls due to the data hazards in your calculations. 1-Mem Add Mux ALU Regs Sign-extend Shift-left-2 D-Mem 500ps 500ps 150ps 100ps 150ps 20ps 200ps 90ps Instruction [25-01 Jump address [31-0] Shift left 2, 26 28 PC +4 [31-28) ALU result RegDst Jump Add Shift left 2/ Add (。 Max- MUX 1
PC Read address Instruction [31-0] Instruction memory Instruction [31-26] Instruction [25-21] Instruction [20-16] Instruction [15-11] Instruction [15-0] exigla Jump Branch MemRead MemtoReg ALUOP MemWrite ALUSIO RegWrite Read register 1 Read data 1 Read register 2 Write register Read data 2 Write data Registers 16 Sign- extend Instruction [5-0] Control M 32 left 2/ HOMUXT Zero ALU ALU result ALU control Address Read data Data Write data memory MAKE
Transcribed Image Text:PC Read address Instruction [31-0] Instruction memory Instruction [31-26] Instruction [25-21] Instruction [20-16] Instruction [15-11] Instruction [15-0] exigla Jump Branch MemRead MemtoReg ALUOP MemWrite ALUSIO RegWrite Read register 1 Read data 1 Read register 2 Write register Read data 2 Write data Registers 16 Sign- extend Instruction [5-0] Control M 32 left 2/ HOMUXT Zero ALU ALU result ALU control Address Read data Data Write data memory MAKE
Expert Solution
steps

Step by step

Solved in 2 steps

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY
SEE MORE TEXTBOOKS