Listing 5-3: Verilog design of FSM2 using two-segment coding style module FSM2 (A, CLK, reset, Z) input A, CLK, reset output Z reg [1:0] y, Y parameter [1:0] SO = 0, S1=1, S2 2, S3 = 3; always @ (negedge reset or negedge CLK) if (reset D else y <= Y always @ (y or A) begin case (y) / define STATE REG 0) y <= S0; l define NS LOGIC and OUTPUT LOG OS if (A-=1) begin Y = S3; Z 1, end else begin Y = S0; Z = 0; end if (A==1) begin Y= S0; Z= 1; end else begin Y = S1; Z 0, epd S2 if (A==1) begin Y= S1; 2=0 end else begin Y = S2 Z 0 end S3 if A==1) begin Y = S1; 2= 01 end else begin Y = S2 Z 0, end pune endmodule
Listing 5-3: Verilog design of FSM2 using two-segment coding style module FSM2 (A, CLK, reset, Z) input A, CLK, reset output Z reg [1:0] y, Y parameter [1:0] SO = 0, S1=1, S2 2, S3 = 3; always @ (negedge reset or negedge CLK) if (reset D else y <= Y always @ (y or A) begin case (y) / define STATE REG 0) y <= S0; l define NS LOGIC and OUTPUT LOG OS if (A-=1) begin Y = S3; Z 1, end else begin Y = S0; Z = 0; end if (A==1) begin Y= S0; Z= 1; end else begin Y = S1; Z 0, epd S2 if (A==1) begin Y= S1; 2=0 end else begin Y = S2 Z 0 end S3 if A==1) begin Y = S1; 2= 01 end else begin Y = S2 Z 0, end pune endmodule
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question
DERIVE THE ASM FROM THE VERILG CODE
![Listing 5-3: Verilog design of FSM2 using two-segment coding style
module FSM2 (A, CLK, reset, Z),
input A, CLK, reset
output Z
reg [1:0] y, Y
parameter [1:0] SO =0, S1 =1, S2 = 2, S3 = 3;
always @ (negedge reset or negedge CLK)
if (reset 0) y <= S0
else y <= Y
always @ (y or A) begin
case (y)
1 define STATE REG
/ define NS LOGIC and OUTPUT LOG
OS
if (A 1) begin Y = S3; Z 1, end
else begin Y = S0; Z= 0; end
if (A=1) begin Y=S0; Z=1; end
else begin Y =S1, Z 0, end
if (A--1) begin Y = S1 2=0
else begin Y = S2 Z 0 end
S3
if A==1) begin Y = S1;2=0 end
else begin Y = S2; Z 0, end
pue
endmodule](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F93b0a1c4-bbd4-40a2-a3d1-fdc2ecccc5e8%2F79afffbc-e11f-436b-a6e1-6edfb9118af3%2Fuv7nu5_processed.jpeg&w=3840&q=75)
Transcribed Image Text:Listing 5-3: Verilog design of FSM2 using two-segment coding style
module FSM2 (A, CLK, reset, Z),
input A, CLK, reset
output Z
reg [1:0] y, Y
parameter [1:0] SO =0, S1 =1, S2 = 2, S3 = 3;
always @ (negedge reset or negedge CLK)
if (reset 0) y <= S0
else y <= Y
always @ (y or A) begin
case (y)
1 define STATE REG
/ define NS LOGIC and OUTPUT LOG
OS
if (A 1) begin Y = S3; Z 1, end
else begin Y = S0; Z= 0; end
if (A=1) begin Y=S0; Z=1; end
else begin Y =S1, Z 0, end
if (A--1) begin Y = S1 2=0
else begin Y = S2 Z 0 end
S3
if A==1) begin Y = S1;2=0 end
else begin Y = S2; Z 0, end
pue
endmodule
Expert Solution
![](/static/compass_v2/shared-icons/check-mark.png)
This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 2 steps with 2 images
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
Recommended textbooks for you
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
![Concepts of Database Management](https://www.bartleby.com/isbn_cover_images/9781337093422/9781337093422_smallCoverImage.gif)
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
![Prelude to Programming](https://www.bartleby.com/isbn_cover_images/9780133750423/9780133750423_smallCoverImage.jpg)
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
![Sc Business Data Communications and Networking, T…](https://www.bartleby.com/isbn_cover_images/9781119368830/9781119368830_smallCoverImage.gif)
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY