In the following, various my_counter modules are built based on the synCounter module shown above. Select the ones with the correct descriptions. Choose all that apply.

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
Consider the following Verilog module:
module synCounter(D, E, L, clock, C, Q);
input [3:0] D; //data inputs
input E, L, C, clock; //E: Enable, L: Load, C: Clear
output reg [3:0] Q://output data
always@(posedge clock)
begin
if (!C)
Q<=0;
else
begin
if (L)
Q<=D;
else
begin
if (E)
Q<=Q+1;
end
end
end
endmodule
In the following, various my_counter modules are built based on the synCounter module shown above.
Select the ones with the correct descriptions. Choose all that apply.
Transcribed Image Text:Consider the following Verilog module: module synCounter(D, E, L, clock, C, Q); input [3:0] D; //data inputs input E, L, C, clock; //E: Enable, L: Load, C: Clear output reg [3:0] Q://output data always@(posedge clock) begin if (!C) Q<=0; else begin if (L) Q<=D; else begin if (E) Q<=Q+1; end end end endmodule In the following, various my_counter modules are built based on the synCounter module shown above. Select the ones with the correct descriptions. Choose all that apply.
my_counter (given below) is a modulo-8 counter
module my_counter(clock, Q. reset);
input clock;
input reset;
output wire [3:0] Q:
wire L;
assign L=Q[3];
synCounter counter1(4'b0000, 1'b1, L, clock, reset, Q);
endmodule
my_counter (given below) is a BCD counter.
module my_counter(clock, Q. reset);
input clock;
input reset;
output wire [3:0] Q:
wire L;
assign L=Q[3]&Q[0];
synCounter counter1(4'b0000, 1'b1, L, clock, reset, Q);
endmodule
my_counter (given below) does not count.
module my_counter(clock, Q. reset);
input clock;
input reset;
output wire [3:0] Q:
wire L;
assign L=Q[3]:
synCounter counter1(4'b0000, 1'b0, L, clock, reset, Q);
endmodule
Transcribed Image Text:my_counter (given below) is a modulo-8 counter module my_counter(clock, Q. reset); input clock; input reset; output wire [3:0] Q: wire L; assign L=Q[3]; synCounter counter1(4'b0000, 1'b1, L, clock, reset, Q); endmodule my_counter (given below) is a BCD counter. module my_counter(clock, Q. reset); input clock; input reset; output wire [3:0] Q: wire L; assign L=Q[3]&Q[0]; synCounter counter1(4'b0000, 1'b1, L, clock, reset, Q); endmodule my_counter (given below) does not count. module my_counter(clock, Q. reset); input clock; input reset; output wire [3:0] Q: wire L; assign L=Q[3]: synCounter counter1(4'b0000, 1'b0, L, clock, reset, Q); endmodule
Expert Solution
steps

Step by step

Solved in 3 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY