For this problem, suppose that the add (addition) and imul (signed multiplication) instructions are broken on one of the lab computers. Write x86-64 assembly code to implement the following C function without add or imul by using leaq (and any other arithmetic) instructions. long arithmewho (long a, long b, long c) { return a + 13 + 9*b + 4*c; } • Respect the calling conventions and register-save conventions. • Do not use any version of the add or imul instructions. You can use any other x86 arithmetic instructions, including leaq. Aim to have 4-6 lines of assembly code.

Q: Q5) Consider the following program loaded to a 32-bit x86 architecture. Suppose the stack frame is…

A: a) Variable a,b and c all will be overwritten as size int and long are 4 bytes in an 32 bit…

Q: I need help understanding and solving this problem. In detail explain the code generated for…

A: For the above following code: the code is developed to print the sum of the values in a particular…

Q: • How to use the RMW instruction CAS (compare-and-swap) to implement the API pair enter_cs() and…

A: The Read-Modify-Write, or RMW, directive A basic atomic process called CAS (Compare-And-Swap),…

Q: Please help me out with this x86 assembly question Use a loop instruction with indirect addressing…

A: The answer is given in the below step

Q: 22: The content of the top of a memory stack is 5420. The content of the stack pointer SP is 1789. A…

A: Answer :  I attached an answer please have a look once.

Q: Write a section of ARM assembly code that performs the following calculation. Your program must use…

A: Given that, The program must use an auto-indexing mode to access the array elements. Register Use…

Q: is it better to have a single free block of size

A: Dear Student, The answer to your question is given below -

Q: Evaluate the effect of the instruction LDR r1, [r2], #4, given the initial values below. What is the…

A: As ldr r1,[r2], #4 means r1= mem[r2] this means r1=mem[1004] so r1=20 r2 = 1004+4 r2=1008  r3=50…

Q: generate an masm x86 assembly language program for the following expression

A: masm x86 which refers to the one it is used to produce object code that are used for the x86 class…

Q: We explore X86 Registers (on moodle) -  Book p. 274   write down registers names and their usage…

A: As the title says, general register are the one we use most of the time Most of the instructions…

Q: The x86 includes the following instruction: IMUL op1, op2, immediate This instruction multiplies…

A: According to the question, we have to explain the possible use of given instruction. Instruction is…

Q: Question 3 Suppose during an execution of an instruction, the Stack Pointer register had the value…

A: a) The Value Of the Flag Register is Pressed. It means that first the value of the Stack Pointer is…

Q: MIPS assembly code for C

A: Given :- In the above given question, a code fragment is mention in the above given question   Need…

Q: The x86 includes the following instruction: IMUL op1, op2, immediate This instruction multiplies…

A: IMUL performs a signed multiplication operation. This instruction has three variations.  1). It has…

Q: Suppose, two different "byte-wide" input devices (i.e. each input is 1 byte in size) are connected…

A: Actually,  binary numbers are nothing but a 0's and 1's. 1byte=8 bits.

Q: des they come under after correction.

A: Q.

Q: The assembly language code of the x86-64 machine is shown below. obtained by compiling a C language…

A: Define a function square that takes an integer as an argument and returns the square of the input…

Q: he register B from memory loc

A: Write an assembly language program in 8085 MP to load the register B from memory location ([2OOOH] =…

Q: Q2. What is Base-indexed addressing mode? How is base-indexed addressing mode used for accessing…

A: base indexed addressing mode In this, the effective address is the sum of the base register and…

Q: Write an algorithm and assembly language program using 8086 instructions set. Copy a block of 8-bit…

A: 8086 memory: 8086 addressing and address decoding. interfacing RAM, ROM, EPROM, to 8086. 8086…

Q: LEGv8 does not have a native mov instruction to copy the value in one register to another.  The…

A: LEGv8 is a simple version of ARMv8 instruction set. LEGv8 has a 32 × 64-bit register file n Use for…

Q: Find the byte encoding (in hex) of the jmp instruction in the Y86 code below. (Hint: little-endian…

A: In Y86 (as also given vagulely), the size of instructions is: irmovl = 6 bytes rrmovl = 2 bytes…

Q: 1. Write RISC-V assembly language to implement the common function c = max(a,b) which assigns to c…

A: Instruction used is addi ,means it  adds an immediate to a register. In assembly code, the…

Q: The following code is to be scheduled and executed on a two-slot VLIW machine with the goal of…

A: The following RISC table for the given question:

Q: mplement the following C code in MIPS assembly. Assume that the variables i and f are assigned to…

A: Given   mplement the following C code in MIPS assembly. Assume that the variables i and f are…

Q: Repeat the previous problem, but use SI to point to the first array element. Use indexed addressing…

A: Here is the answer:-

Q: Will upvote! Find the memory address of the next instruction executed by the microprocessor, when…

A: Answer: We need to write the what will be the memory address of the next instruction executed by the…

Q: This question is on Computer Architecture.   Translate the following arithmetic and logical…

A: Answer: We have done code in MIPS from the written code in C programming language so we will see in…

Q: Registers in RISC-V are 64-bit.  For the sake of simplicity, consider the following instructions…

A: RISC-V which is an open standard instruction set architecture that are based on established RISC…

Q: Consider the following fragment of IA32 code modeling the C standard library:

A: The correct answer is 0x4.3D700000057F5FF85E59 (Hex value)     Explanation…

Q: Moving to another question will save this response. estion 7 Given the following C variables and…

A: Dear Student, The c code for the following assembly code is given below. Here CMP is used for…

Q: ECX = -(va13 - vall) + (-val4 + val2) + 3 Assume that vall is 16-bit variable, val2 is 32-bit…

A: INCLUDE Irvine32.inc .386 .model flat,stdcall .stack 4096 ExitProcess PROTO,dwExitCode:DWORD…

Q: To demonstrate each of the addressing modes presented in this chapter, translate the following…

A: As per the question, below are some requirements.1. Static and volatile variables: The variables…

Q: Assume variable h is associated with register X21 and the base address of the array A is in X22.…

A:

Q: The instruction format for the SHL instruction is: SHL destination, count Working with a 32-bit…

A: SHL destination, count working with 32 bit operand, what are the bounds for the count value

Q: Assume variable h is associated with register X21 and the base address of the array A is in X22.…

A: variable h: X21 Array A: X22 Question: Assume variable h is associated with register X21 and the…

Q: The x86 includes the following instruction: IMUL op1, op2, immediate This instruction multiplies…

A: I have mentioned answer in step 2, please find in below

Q: Given the following C variables and their assignments to registers, translate the C code to…

A: Answer:  Conversion Strategy as Assembly Language:-

Q: The x86 includes the following instruction: IMUL op1, op2, immediate This instruction multiplies…

A:

Q: CCode V Consider the following Convolutional code encoder, where the initial value of all memory…

A: The correct answer is:

Q: addressing mode of

A: Solution - In the given question, we have to tell the addressing mode of the given instruction.