Draw a schematic using Gates (and if you use a Flip Flop make sure you draw the gate schematic of the flip flop you are using then box it so its indicated of a flip flop). Counter counts from zero to 15 and whenever ‘Reset’ input is asserted, counter current state must be reset to zero. This must be a synchronous up counter. Include a truth table and draw a wave form of your truth table.
Draw a schematic using Gates (and if you use a Flip Flop make sure you draw the gate schematic of the flip flop you are using then box it so its indicated of a flip flop). Counter counts from zero to 15 and whenever ‘Reset’ input is asserted, counter current state must be reset to zero. This must be a synchronous up counter. Include a truth table and draw a wave form of your truth table.
Attached is just a top level look - but I need to have it broken down and please explain in detail.
Two or more flip-flops are cascaded in counters. n-bit counter requires n flip-flops.
The output states of the flip-flops of counters change for a pre-determined number of count sequences.
The operation of asynchronous and synchronous counters is explained.
Cascading counters for realizing higher modulus counters
Step by step
Solved in 2 steps with 1 images
