Design a simple microprocessor called Ege-ARM which is a simple 32-bit single-cycle processor that implements a custom instruction set. The processor should consist of the following four main components: A register file An Arithmetic and Logic Unit (ALU) A read-only instruction memory (IMEM) A read/write data memory (DMEM) This processor has 32 registers (R0-R31) and the program code is stored as 42- bit instructions in the IMEM. The processor implements three types of instructions, an instruction format example for 45-bit instructions is shown at Table 1. Some instruction examples are shown at Table 2. (a) Design the instruction format for your 42-bit instructions for each type of instruction shown in Table 1. Different types of instructions with various parameter types (register and immediate) should be supported in your designs. Design at least two types of data processing instructions that are not covered at the lecture notes (such as EOR, RSB, ADC, SBC, RSC, TST, TEQ, CMN BIC, MVN, …) Design two types of memory instructions, one load and one store operation. Design two types of branch instructions, one B and one BL operation.
Design a simple microprocessor called Ege-ARM which is a simple 32-bit
single-cycle processor that implements a custom instruction set.
The processor should consist of the following four main components:
A register file
An Arithmetic and Logic Unit (ALU)
A read-only instruction memory (IMEM)
A read/write data memory (DMEM)
This processor has 32 registers (R0-R31) and the program code is stored as 42-
bit instructions in the IMEM. The processor implements three
types of instructions, an instruction format example for 45-bit instructions is
shown at Table 1. Some instruction examples are shown at Table 2.
(a) Design the instruction format for your 42-bit instructions for each type of
instruction shown in Table 1. Different types of instructions with various
parameter types (register and immediate) should be supported in your designs.
Design at least two types of data processing instructions that are not
covered at the lecture notes (such as EOR, RSB, ADC, SBC, RSC, TST, TEQ,
CMN BIC, MVN, …)
Design two types of memory instructions, one load and one store
operation.
Design two types of branch instructions, one B and one BL operation.
See ARM-REFERENCE for more information about the instructions.
![D (Data Processing) Opcode rd
M (Memory)
Opcode rd
B (Branch)
Opcode 00000
Instruction
TABLE-1: An Instruction Format Example
44:15 14:10
Type
ADD rd, ra, rb
LDR rd, [rb]
B #imm10
TABLE-2: Ege-ARM
Type
Data Processing
Memory
Branch
9:5 4:0
ra
rb
00000 rb
imm10
Instruction Examples
Opcode/
Function
0001
0010
0100
Operation
rd = rd+rb
rd = DataMemory[rb]
pc = pc + imm10](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F6980801e-c7a0-4335-9387-5ef15bf6ed18%2F793733b8-852f-4212-9f44-eb6191e535f8%2Fw30obaw_processed.png&w=3840&q=75)
![](/static/compass_v2/shared-icons/check-mark.png)
Trending now
This is a popular solution!
Step by step
Solved in 3 steps
![Blurred answer](/static/compass_v2/solution-images/blurred-answer.jpg)
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
![Computer Networking: A Top-Down Approach (7th Edi…](https://www.bartleby.com/isbn_cover_images/9780133594140/9780133594140_smallCoverImage.gif)
![Computer Organization and Design MIPS Edition, Fi…](https://www.bartleby.com/isbn_cover_images/9780124077263/9780124077263_smallCoverImage.gif)
![Network+ Guide to Networks (MindTap Course List)](https://www.bartleby.com/isbn_cover_images/9781337569330/9781337569330_smallCoverImage.gif)
![Concepts of Database Management](https://www.bartleby.com/isbn_cover_images/9781337093422/9781337093422_smallCoverImage.gif)
![Prelude to Programming](https://www.bartleby.com/isbn_cover_images/9780133750423/9780133750423_smallCoverImage.jpg)
![Sc Business Data Communications and Networking, T…](https://www.bartleby.com/isbn_cover_images/9781119368830/9781119368830_smallCoverImage.gif)