Homework Help is Here – Start Your Trial Now!
Engineering
Electrical Engineering
describe the operation  of the S_R Latch

describe the operation  of the S_R Latch

Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
See similar textbooks
icon
Related questions
Question

the last question I submitted wasnt a graded question it was a homework question where i wanted to make sure  the question was answered correctly for class discussion. describe the operation  of the S_R Latch

Figure 4-1. A NAND gate S-R latch can be SET or RESET into either of its bistabe butw returns to a7CH +5V +5V ON SET AA ON SET UA (0) UA В +5V o BA +5V o BB RESET BB (1) UB RESET Up AB AB () RESET Condition prior to closing SET. +5V O +5V o b. NAND Gate S-R Latch Set a. NAND Gate S-R Latch Being Set +5V +5V SET OFF AA SET AA (1) OFF UA UA BA BA +5V o +5V o RESET BB BB RESET (0) UB O UB Ag Ag () SET Condition prior to closing RESET. +5V o +5V o c. NAND Gate S-R Latch Being Reset d. NAND GateS-R Latch Reset NAND GATE S-R LATCH NAND GATE INPUTS OUTPUTS SET = S INPUTS OUTPUT %3D S R Q RESET = R %3D A B Q 00Unpredictable Forbidden State 1 1 1 RESET State 1 1 1 1 SET State 1 1 1. No Change Idle State 1 e. NAND Gate S-R Latch Truth Table f. NAND Gate Truth Table states. 10 Basic Digital Electronics 70
Transcribed Image Text:Figure 4-1. A NAND gate S-R latch can be SET or RESET into either of its bistabe butw returns to a7CH +5V +5V ON SET AA ON SET UA (0) UA В +5V o BA +5V o BB RESET BB (1) UB RESET Up AB AB () RESET Condition prior to closing SET. +5V O +5V o b. NAND Gate S-R Latch Set a. NAND Gate S-R Latch Being Set +5V +5V SET OFF AA SET AA (1) OFF UA UA BA BA +5V o +5V o RESET BB BB RESET (0) UB O UB Ag Ag () SET Condition prior to closing RESET. +5V o +5V o c. NAND Gate S-R Latch Being Reset d. NAND GateS-R Latch Reset NAND GATE S-R LATCH NAND GATE INPUTS OUTPUTS SET = S INPUTS OUTPUT %3D S R Q RESET = R %3D A B Q 00Unpredictable Forbidden State 1 1 1 RESET State 1 1 1 1 SET State 1 1 1. No Change Idle State 1 e. NAND Gate S-R Latch Truth Table f. NAND Gate Truth Table states. 10 Basic Digital Electronics 70
Expert Solution
steps

Step by step

Solved in 4 steps with 4 images

SEE SOLUTIONCheck out a sample Q&A here
Blurred answer
Knowledge Booster
8086 Microprocessor
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,
SEE MORE TEXTBOOKS