Consider a three-level memory hierarchy, M1, M2 and M3, with access times 1, 10 and 100 clock cycles, costs per byte $0.02, $0.01 and $0.001, and capacities 64K, 512K and 4G Bytes, respectively. (Note that the access times are between the CPU and corresponding memory level). The M1 and M2 hit ratios are 98%, 91%, respectively. What is the AMAT for this system? Round your answer to two decimal places.

Q: suppose, a soft real-time system has 100 m bytes of program memory that is loaded at 75% 16M bytes…

A: Given  Total memory=100  Used memory=16 +10 = 26  Formula to calculate Total memory utilisation=…

Q: You are asked to perform capacity planning for a two-level memory system. The first level, M1 is a…

A: solution  ta = hit ratio * t1 + (1-hit ratio)*t2 = h*t1 + (1-h)*10*t1 = 10*t1 - 9*h*t1 = t1*(10-9*h)

Q: Consider a memory system that generates 16-bits addresses and the frame size is 32-byte. At time To…

A: According to the information given:- we have to find the maximum number of entries, page table…

Q: onsider a multilevel computer in which levels are vertically stacked, with the lowest level being…

A: Answer :

Q: Consider a system with only two types of instructions, A and B. Type A instructions each require 7…

A: Given: Type A instructions each require (CPIA ) = 7 clock cycles Type B instructions each require…

Q: Consider two different implementations, M1 and M2, of the same instruction (one billion…

A: Class Frequency CPI M1 CPI M2 A 40% 2 2 B 25% 3 2 C 25% 3 3 D 10% 5 4

Q: Two algorithms A and B report time complexities expressed by the functions n2 and 2n , respectively.…

A: The solution is given in the below step

Q: Consider a 32-bit microprocessor, with a 16-bit external data bus, driven by an 8-MHz input clock.…

A:

Q: Suppose we have a processor with a base CPI of 2.0 assuming all references hit in the pnmary cache…

A: Given Base CPI = 2.0 Clock rate = 1000 MHz = 1 GHz Miss rate/instruction = 5% Main memory access…

Q: Consider a DRAM chip of capacity 256 KB and each memory location contains 8 bits. The memory chip is…

A: We need to find the amount of time to refresh and minimum refresh counter in the above problem. See…

Q: 3. Consider a machine with three instruction classes and CPI measurements as follows: Instruction…

A: Given a machine with 3 instruction class and cpi of the instruction class. The code sequence and…