Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. a. How is a 16-bit memory address divided into tag, line number, and byte number? b. Into what line would bytes with cach of the following addresses be stored? 00 01 0001 0001 1011 1100 0011 0011 0100 1101 0000 0001 1101 1010 1010 1010 1010 c. Suppose the bytc with address 0001 10100X 1010 is stored in the cache. What are the addresses of the other bytes stored along with it? d. How many tolal bytes of mcmory can be stored in the cache? e. Why is the lag also stored in the cache?

Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. a. How is a 16-bit memory address divided into tag, line number, and byte number? b. Into what line would bytes with cach of the following addresses be stored? 00 01 0001 0001 1011 1100 0011 0011 0100 1101 0000 0001 1101 1010 1010 1010 1010 c. Suppose the bytc with address 0001 10100X 1010 is stored in the cache. What are the addresses of the other bytes stored along with it? d. How many tolal bytes of mcmory can be stored in the cache? e. Why is the lag also stored in the cache?

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Related questions

Q: Suppose a computer using direct mapped cache has 4M byte of byte-addressable main memory, and a…

A: Computer memory is a device that stores data and allows us to retrieve it when needed. Primary…

Q: 3. Suppose a computer using direct mapped cache has 2^32 byte of byte-addressable main memory and a…

A: Solution: a) It is given that the size of the main memory= 232 bytes Cache size = 1024 bytes = 210…

Q: Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main…

A: Question from cache memory mapping. In this we are talking about set-associative cache mapping. We…

Q: Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a…

A: Given: The computer is using fully associative cache. Size of the main memory = 224 Bytes Size of…

Q: Suppose a byte-addressable computer using set associative cache has 4Mbyes of main memory and a…

A: Set-associative caches are an essential component of modern computer systems, aiming to improve data…

Q: 1. Suppose a computer using direct mapped cache has 2^20 bytes of byte-addressable main memory, and…

A: Given:- Size of main memory = 220 bytes Size of blocks = 24 bytes…

Q: If logical addresses are represented using m bits as shown below, where m=4 and n=2. What is the…

A: Actually, memory is used to stores the data.

Q: 1. Suppose a computer has 2³2 bytes of byte-addressable main memory and a cache size of 2¹5 bytes,…

A: a) The total number of bytes of main memory is 232 bytes. Since each memory block contains 64 bytes,…

Q: • Q7 Consider a machine with a byte addressable main memory of 216 bytes and block size of 8 bytes.…

A: AS PER OUR POLICY “Since you have posted a question with multiple sub-parts, we will solve the first…

Q: Suppose a byte-addressable computer using set associative cache has 224 bytes of main memory and a…

A: In a set-associative cache, the memory address is divided into three main fields: tag, set, and…

Q: Suppose a byte-addressable computer using set-associative cache has 216 bytes of main memory and a…

A: Introduction of Cache Mapping and its types: A cache is very high-speed computer memory and it is…

Q: Suppose a computer using fully associative cache has 224 words of main memory and a cache of 512…

A: Explanation: Cache has 224 words main memory with 24 bits Each cache contains 16 words =24 words…

Q: Suppose a computer using fully associative cache has 224 words of main memory and a cache of 512…

A: As per the policy and guidelines of Bartleby we are supposed to answer only first question or the…

Q: Suppose a computer using direct mapped cache has 236 bytes of byte-addressable main memory and a…

A: Actually, cache memory is a fast access memory.

Q: Translate the following virtual addresses to physical addresses, and show how you obtain the…

A: - We need to get the physical address for the virtual addresses provided.

Question

4.8 Consider a machine with a byte addressable main memory of 2 bytes and block size
of 8 bytes. Assume that a dircct mapped cache consisting of 32 lines is used with this
machine.
a. How is a 16-bit memory address divided into tag, line number, and byte
number?
b. Into what line would bytes with each of the following addresses be stored?
0001 0001 0001 1011
1100 0011 0011 0100
1101 0000 0001 1101
1010 1010 1010 1010
c. Suppose the byte with address 0001 10100X01 1010 is stored in the cache. What are
the addresses of the other bytles stored along with it?
d. How many total bytes of memory can be stored in the cache?
e. Why is the lag also stored in the cache?

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

Step 2

Step 3

Step 4

Trending now

This is a popular solution!

Step by step

Solved in 4 steps with 3 images

SEE SOLUTION Check out a sample Q&A here

Similar questions

Suppose a byte-addressable computer using set associative cache has 8M byes of main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 16-way set associative, what is the format of a memory address as seen by the cache
5. suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) how many blocks of main memory are there? b) what is the format of a memory address as seen by the cache ; that is, what are the size of the tag and offset field. c) To which cache block will the memory address 0x01D872 map?
In a certain computer, the virtual addresses are 32 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page size is 16 kB and the word size is 2 bytes. The Translation Look-aside Buffer (TLB) in the address translation path has 64 valid entries. Hit ratio of TLB is 100% then maximum number of distinct virtual addresses that can be translated is K.
Suppose we have a byte-addressable computer with a cache that holds 8 blocks of 16 bytes each. Assuming that each memory address has 16 bits, to which cache block would the hexadecimal address 0x13F map if the computer uses direct mapping? Blocks are numbered starting at 0.
Suppose the RAM for a certain computer has 4M words, where each word is 16 bits long. What is the capacity of this memory expressed in bytes? If this RAM is byte addressable, how many bits must an address contain? If this RAM is word addressable, how many bits must an address contain?
Question 4
If we had a computer that can only address data in bytes, but it has fully associative mapping, 16-bit main memory addresses, and 32-bit cache memory blocks. If each block is 16 bytes in size, then...(a) Count the number of bytes in the offset field.The tag field's size in pixels must be calculated (b).
Suppose we have a byte-addressable computer with a cache that holds 8 blocks of 4 bytes each. Assuming that each memory address has 8 bits, to which cache block would the hexadecimal address 0x2D map if the computer uses direct mapping? Blocks are numbered starting at 0
4. Suppose a computer using a fully associative cache has 2^24 byte of byte-addressable main memory and a cache of 128 blocks, where each block contains 64 bytes. a) How big in kilobytes is main memory? b) How big in bytes is cache? In kilobytes? c) How many blocks of main memory are there? d) What is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag and offset fields? e) To which cache block will the memory address 0x01D8729A map?
QUESTION 2 Suppose a computer using direct mapped cache is using 216 (64K) bytes of byte-addressable main memory, and a cache size of 4096 bytes, where each cache block contains 256 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e. what are the length of the tag, block, and offset fields? c) Given memory address 2B9D (in hexadecimal format), which block in the cache will be searched? (What is that block's id?)
Suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each block contains 64 bytes.Q.) To which cache block will the memory address 0x01D872 map?
Below is a series of byte addresses in a system with 32 bit words. Assuming a direct-mapped cache with 4-word blocks and a total size of 32 words that is initially empty, (a) label each reference in the list as a hit or a miss and (b) show the entire history of the cache, including tag and data. Byte Address Byte Address (Hexadecimal) (Binary) Hit/Miss 76 0000 0000 0111 0110 1E3 0000 0001 1110 0011 815 0000 1000 0001 0101 141 0000 0001 0100 0001 170 0000 0001 0111 0000 5E1 0000 0101 1110 0001 320 0000 0011 0010 1100 B10 0000 1011 0001 0000 175 0000 0001 0111 0101 583 0000 0101 1000 0011 1FF 0000 0001 1111 1111 7A 0000 0000 0111 1010 2B2 0000 0010 1011 0010 5E4 0000 0101 1110 0100 816 0000 1000 0001 0110 438 0000 0100 0011 1000