Consider a hypothetical machine with the following characteristics: a. instruction format : (total of 12 bits, LSB is bit 0, MSB is bit 11) Opcode (4 bits) Address ( 8 bits) b. internal CPU registers: PC (Program Counter) – holds the address of the instruction IR (Instruction register) – holds the instruction to be executed A- temporary storage (8 bits) B- temporary storage (8 þits) c. partial list of opcodes M- memory address 0000 – STA M- store A to memory M 0001 – LDA M– load A from memory M 0011– STB M – store B to memory M 0101 – LDB M - load B from memory M 1000 – ADDA M– add data in M to A 1010 – ADDAB – add B to A Questions: 1. What is the maximum directly addressable memory locations? llanswer should be in decimal 2. What is the address range? l/format of answer : XXXX-XXXX where X is a hex digit 3. What is the size of PC? (express answer in terms of bits) 4. What is the size of IR? (express answer in terms of nibbles) 5. What is the maximum number of instructions?

Consider a hypothetical machine with the following characteristics: a. instruction format : (total of 12 bits, LSB is bit 0, MSB is bit 11) Opcode (4 bits) Address ( 8 bits) b. internal CPU registers: PC (Program Counter) – holds the address of the instruction IR (Instruction register) – holds the instruction to be executed A- temporary storage (8 bits) B- temporary storage (8 þits) c. partial list of opcodes M- memory address 0000 – STA M- store A to memory M 0001 – LDA M– load A from memory M 0011– STB M – store B to memory M 0101 – LDB M - load B from memory M 1000 – ADDA M– add data in M to A 1010 – ADDAB – add B to A Questions: 1. What is the maximum directly addressable memory locations? llanswer should be in decimal 2. What is the address range? l/format of answer : XXXX-XXXX where X is a hex digit 3. What is the size of PC? (express answer in terms of bits) 4. What is the size of IR? (express answer in terms of nibbles) 5. What is the maximum number of instructions?

Name: Question 5Consider a hypothetical machine with the following characte
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Question 5Consider a hypothetical machine with the following characteristics:a. instruction format : (total of 12 bits, LSB is bit 0, MSB is bit 11)Opcode (4 bits)Address ( 8 bits)b. internal CPU registers:PC (Program Counter) – holds the address of

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

In the von Neumman model, the PC is used to store: A. The data to use in executing the instruction B. The instruction to be executed C. The location of the next instruction to be executed D. The program and the data not currently being used in execution
Design an expanding opcode to allow the following to be encoded in a 32-bit instruction. 15 instructions with 12-bit addresses and 4-bit register numbers. 80 instructions with no address or registers.
The loop instructions transfer execution control to another point designated by the instruction pointer. (ip) O (ecx) + sign extended 8-bit displacement (ip) + sign extended 8-bit displacement O (ip) + unsigned 8-bit displacement O (ecx) + unsigned 8-bit displacement
show your solution please
Add Add Sum 1 Shift left 1 Branch MemRead Instruction [6-0] MemtoReg ALUOP Control MemWrite ALUSCC RegWrite L3 Instruction [19-15] Read address Read register 1 PC Instruction (24-20] Read data 1 Instruction [31-0] Read register 2 Zero ALU ALU Read Instruction [11-7) Read data 2 Address Write result data Instruction register memory Write data Registers Write Data data memoryl Instruction (31-0) 32 Imm 64 ALU Gen control Instruction [30,14-12] During a particular clock cycle, consider the CPU shown in the drawing. Assume that the following initial data is present (all values are shown in decimal, DM is Data Memory): x8=72. x18=56, DM(64) =48 During the cycle in question, assume that the following instruction is executed (the first column is the instruction's address: all values are shown in decimal): 51868 Id x8.8(x18) Write below the value of the bus L1 in decimal: L1 Write below the value of the bus L2 in decimal: L2 Write below the value of the bus L3 in decimal: L3
The code segment, the data segment, and the stack segment are all distinct. Then, determine the mix of registers utilized to address data objects in each segment.
H.W.: Consider a hypothetical machine with two steps instruction cycle: fetch cycle and execute cycle. The characteristics of the machine is given in Figure 8 with the following explanation: The processor contains a single data register, called an accumulator (AC). • Both instructions and data are 8 bits long. • The memory is organized using 8-bit words. • The instruction format provides 2 bits for the opcode, and up to 26 = 64 words of memory can be directly addressed. Opcode Address (a) Instruction format Magnitude (b) Integer format Program counter (PC)= Address of instruction Instruction register (IR)- Instruction being executed Accumulator (AC) Temporary storage (c) Internal CPU registers -Load AC from memory Store AC to memory - Add to AC from memory (d) Partial list of opcodes Figure 8 Characteristics of a Hypothetical Machine Figure 9 illustrates a partial program execution, showing the relevant portions of memory and processor registers after the first instruction, 64H has…
In this case, every instruction gets its own data in a way that is completely separate from how the data of other instructions is obtained. We utilize: A Multiple Data/Instruction B Multiple Data/Instruction C Singular Data Single Inst D Singe Inst Multiple
The description of three-address instructions species the components of each type of instruction, but it does not specify the representation of these instructions in a data structure. Write the three – address code for the following expressions:(i) a = b * −c + b * −C(ii) A = −B * (C + D)(iii) (4 * 7 + 1) * 2(iv) a * - (b + c)
The execution of an instructions includes the following stages : instruction fetch, instruction decode, register fetch, ALU operation, memory operation, and write back. The analysis is based on an implementation of the datapath and control unit of a 32-bit MIPS microarchitecture.
Q3) For the simple CPU diagram shown below; write a VHDL code to declare I/O pins of the CPU. Address Bus (16 bit) CPU Data Bus (8 bit) Reset Clock
Q:Non-Volatile Memory includes PROM (Programmable ROM) ROM (Read only Memory) EPROM (Erasable PROM) EEPROM (Electrically Erasable PROM) O RAM(Random access memory) Q: what is the addressing mode for the following instruction: LOAD (ABOO), Ri. * Register Mode Register Addressing Mode Immediate Mode Indexed Addressing Mode indirect mode direct mode