Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL = 1.5 V, VOL = 0.5 V, VIH =3.5V,andVOH =4.4V.Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL = 1.5 V, VOL = 0.5 V, VIH =3.5V,andVOH =4.4V highest voltage that can be output by an inverter for a logical 0 output = 0.5V lowest voltage that can be output by an inverter for a logical 1 output = 4.4 V highest voltage that must be interpreted by a receiver as a logical 0 = 0.5 V lowest voltage that must be interpreted by a receiver as a logical = 4.4 V Does this choice of voltage thresholds offer any immunity to noise? Please explain a little. If so, determine the noise margins.
Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL = 1.5 V, VOL = 0.5 V, VIH =3.5V,andVOH =4.4V.Consider a family of logic gates that operates under the static discipline with the following voltage thresholds: VIL = 1.5 V, VOL = 0.5 V, VIH =3.5V,andVOH =4.4V
highest voltage that can be output by an inverter for a logical 0 output = 0.5V
lowest voltage that can be output by an inverter for a logical 1 output = 4.4 V
highest voltage that must be interpreted by a receiver as a logical 0 = 0.5 V
lowest voltage that must be interpreted by a receiver as a logical = 4.4 V
Does this choice of voltage thresholds offer any immunity to noise? Please explain a little. If so, determine the noise margins.
Step by step
Solved in 2 steps with 1 images