(b) Consider a 16-bit processor in which the following appears in main memory, starting at location 200: 200 Load to AC Mode 201 500 202 Next instruction The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on. Determine the effective address and the operand to be loaded for the following address modes, also explain the working in each mode: c. Indirect f. Register a. Direct b. Immediate d. PC relative e. Displacement g. Register indirect |

(b) Consider a 16-bit processor in which the following appears in main memory, starting at location 200: 200 Load to AC Mode 201 500 202 Next instruction The first part of the first word indicates that this instruction loads a value into an accumulator. The Mode field specifies an addressing mode and, if appropriate, indicates a source register; assume that when used, the source register is R1, which has a value of 400. There is also a base register that contains the value 100. The value of 500 in location 201 may be part of the address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on. Determine the effective address and the operand to be loaded for the following address modes, also explain the working in each mode: c. Indirect f. Register a. Direct b. Immediate d. PC relative e. Displacement g. Register indirect |

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

For each MIPS32 instruction in the main body, describe the following: 1. The definition of the instruction being performed. 2. Each operand in the instruction. 3. Describe what the instruction is doing within the context of the program. 3. Translate the C-code SWITCH statement below into MIPS assembly code. Assume that the variable x can be loaded from 3rd word at the base address loaded into the register $s1. switch(x) { case0: X=0; Y=0; case1: X=X+1; case2: Y=Y+1; default: X-X+Y;
Consider a 16-bit processor in which the following appears in main memory, starting at location 200: B. The first part of the first word indicates that this instruction loads a value into an accumulator. The mode field specifies an addressing mode and if appropriate, indicates a source register; Assume that when used, the source register is R1, which has a value of 400. There is also an index register (XR) that contains 100. The value of 500 in location 201 may be part of the address calculation. Assume that location 399 contains the value 999, location 400 contains the value 1000, and so on. Determine the effective address and the operand to be loaded for the following address modes:
For the RISC-V assembly instructions below, what is the corresponding C statement? Assume that the variables f, g, h, i, and j are assigned to registers x5, x6, x7, x28, and x29, respectively. Assume that the base address of the arrays A and B are in registers x10 and x11, respectively. sub x30, x28, x29 slli x30, x30, 2 add x3, x30, x10 add x4, x30, x11 1w x30, 0 (x3) 1w x31, 0 (x4) add x30, x30, x31 sw x30, 16 (x11)
3. For each instruction in the table, write 8 hexadecimal digits that represent the 32 bits in the destination register after the instruction is executed. Assume s0 is 0x98AB3C6A, s1 is 0x20503666. Instructions to, 50, s1 t1, so, s1 t2, so, s1 t3, 50, 51 addi t4, 50, 0x210 wwwwwww andi t5, 50, -16 add and or xor slli t6, 50, 12 srai s2, 50, 8 Dest. reg. in 8 hexadecimal digits
An instruction is stored at location 100 with its address field at location 101.The address field has value 200. A processor register R1 contains the number 300. Evaluate the effective address if the addressing mode of the instruction is A. Direct B. Immediate C. Relative D. Register Indirect E. Index with R1 as the index Register
Consider a 16-bit processor in which the following appears in the main memory, starting at location 200.a. The first part of the first word (content at 200) indicates that this instruction loads a value into an accumulator; the value of 300 in location 201 may be part of the address calculator. The mode field specifies an addressing mode and, if appropriate, indicates a source register. a. Assume that when used, the source register R1, which has a value of 500. b. There is also a base register that contains the value 100, Assume that location 249 contains the value 399, location 250 contains the value 400, and so on. Determine the effective address and the operand to be loaded for the following address modes:
1) For each of the instructions below, assume the initial conditions shown for r3-r5 and the flags. For each instruction, show the value of any registers that are changed. If the instruction affects flags, show the value for all flags that are affected. Initial conditions: r3 = 0XF0E1 D2B3 r4 = 0x1496 3A40 r5 = 0×47CE 811E NZCV = 1010 a) ADCS r4,r3,r4 b) CMP r3,r5 c) TST r4,#0xF d) MVNS r5,r3 e) ASRS r3, r3, #1
The description of three-address instructions species the components of each type of instruction, but it does not specify the representation of these instructions in a data structure. Write the three – address code for the following expressions:(i) a = b * −c + b * −C(ii) A = −B * (C + D)(iii) (4 * 7 + 1) * 2(iv) a * - (b + c)
Microprocessors Fundamentals ENT 237 Homework 2 Problem1: Assume that register (D)= 3AHE and (E)=20Hex . Write an assembly language program to do the following: Load register A with data AAHEX. Copy this data to memory location 2800. Copy the content of memory location 3A20 to register B. Copy this data to register C. Copy data from register C to memory location 2801.
The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is Relative Addressing mode; • Relative: 300 + 200 = 500 • Relative: 302 + 200 = 502 • Relative: 301 + 400 = 701 • Relative: 302 + 400 = 702