Assume that the MIPS stages have these latencies (in

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
Question 1. Assume that the MIPS stages have these latencies (in ps):
Execute
Register
Read
Register
Write
(EX)
Instruction
Memory
(IF)
50
(ID)
20
30
Suppose that we modified the pipelined processor described in
Question 1 such that all data memory reads and memory writes were split
into two separate stages of 50 ps. each.
a) Would the overall throughput increase or decrease in the
modified architecture?
b) What is the cycle time of modified pipelined processor?
c) What would the resulting speedup be?
Data
Memory
(MEM)
100
(WB)
20
Transcribed Image Text:Question 1. Assume that the MIPS stages have these latencies (in ps): Execute Register Read Register Write (EX) Instruction Memory (IF) 50 (ID) 20 30 Suppose that we modified the pipelined processor described in Question 1 such that all data memory reads and memory writes were split into two separate stages of 50 ps. each. a) Would the overall throughput increase or decrease in the modified architecture? b) What is the cycle time of modified pipelined processor? c) What would the resulting speedup be? Data Memory (MEM) 100 (WB) 20
Expert Solution
Step 1 The details given in the above given question is mention as below

Given :-

In the above question, the statement is mention in the above given question

 

Need to explain the above mention statement as specified in the above given question

The required solution is mention in step (2) below as,

 

steps

Step by step

Solved in 2 steps with 2 images

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY