Assume a program requires the execution of 50 × 106 FP instructions, 110 × 106 INT instructions, 80 × 10ô L/S instructions, and 16 × 106 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate. By how much must we improve the CPI of FP instructions if we want the program to run two times faster? By how much must we improve the CPI of L/S instructions if we want the program to run two times faster? By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and branch is reduced by 30%? (FP: Floating Point, INT: Integer, L/S: Load Store)

Assume a program requires the execution of 50 × 106 FP instructions, 110 × 106 INT instructions, 80 × 10ô L/S instructions, and 16 × 106 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate. By how much must we improve the CPI of FP instructions if we want the program to run two times faster? By how much must we improve the CPI of L/S instructions if we want the program to run two times faster? By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and branch is reduced by 30%? (FP: Floating Point, INT: Integer, L/S: Load Store)

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: a- Find the total execution time for the program on 1,2,4, and 8 processors, and show the relative…

Q: For a given number of instructions, assume CPI is increased by 20%, and clock cycle time is…

A: The CPI is increased by 20%, so we can add 0.20 to CPI The clock cycle time is decreased by 20%, so…

Q: Consider a pipeline processor with 5 stages S1 to S5. We want to execute the following loops:…

A: We all want fast computing machines. To achieve this, we can either improve the hardware and use…

Q: Assume for a given program, 60% of the executed instructions are of Class A, 10% are of Class B, and…

A: Class A Instructions = 60% = 0.6 Class B Instructions = 10% = 0.1 Class C Instructions = 30% =…

Q: Question 3. A program is executed for 1 sec, on a processor with a clock cycle of 50 nsec and…

A: To calculate the CPI (cycles per instruction) for the program, we can use the following formula:…

Q: A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000…

A: Given data: The clock speed of the Processor = 40 MHz Number of instructions the executed program…

Q: Problem 4. Suppose a program for a racing drone consists of a purely sequential part which takes 25…

A: Loop takes 100 cycles Iterated loop takes 100 times

Q: Assume that a program requires the execution of 125x106 FP (floating point) instructions, 130x106…

A: Assume that a program requires the execution of 125x106 FP (floating point) instructions, 130x106…

Q: 1.2. By how much must we improve the CPI of L/S instructions if we want the program to run two times…

A: The required answer is as follows

Q: A certain microprocessor requires either 2, 3, 4, 8, or 12 machine cycles to perform various…

A: Distribution of the frequency: CPU speed is considered as the key deciding factor for finding the…

Q: Assume that your program has 2400 memory accesses in 20,000 instructions. The instruction cache miss…

A: Answer: (B)Explanation: Since, L2 cache is shared between Instruction and Data. Average Instruction…

Q: Suppose you have a processor with a base CPI of 1.0, and two caches (L1 and L2). You have the…

Q: 5-Consider a computer running a program that requires 400 s, with 80 s spent executing FP…

A: I solved only one question according to Bartleby policy.

Question

Assume a program requires the execution of 50 × 106 FP
instructions, 110 × 106 INT instructions, 80 × 106 L/S
instructions, and 16 × 106 branch instructions. The CPI for
each type of instruction is 1, 1, 4, and 2, respectively. Assume
that the processor has a 2 GHz clock rate.
By how much must we improve the CPI of FP instructions if we want the program to
run two times faster?
By how much must we improve the CPI of L/S instructions if we want the program to
run two times faster?
By how much is the execution time of the program improved if the CPI of INT and FP
instructions is reduced by 40% and the CPI of L/S and branch is reduced by
30%?
(FP: Floating Point, INT: Integer, L/S: Load Store)

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 3 steps with 3 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

The CPU design team is designing an instruction set with three classes of instructions. Parameters are given in the following table. Consider a program with 65% ALU instructions, 25% memory access instructions, and 10% control instructions. What is the average CPI for this CPU? Clock Rate 4GHz CPI for ALU Inst. 6 CPI for Memory Inst. 8 CPI for Control Inst. 2
An instruction at address 021 in the basic computer has I = 0, an operation code of the AND instruction, and an address part equal to 083 (all numbers are in hexadecimal). The memory word at address 083 contains the operand B8F2 and the content of AC is A937. Go over the instruction cycle and determine the contents of the following registers at the end of the execute phase: PC, AR, DR, AC, and IR. Repeat the problem six more times starting with an operation code of another memory-reference instruction. 5-10.
Assume that your program has 2400 memory accesses in 20,000 instructions. The instruction cache miss rate is 0.6%, and the data cache miss rate is 6%. The main memory access takes 100 clock cycles on average. The program is executed in a 5-stage pipelined datapath we discussed in Chapter 4. For simplicity, we assume that the data hazards and control hazards have already been fully resolved by using the techniques in Chapter 4 (i.e., it is an ideal pipeline with no additional stalls). a) What is the actual CPI when considering the potential stalls caused by memory accesses (for both the instruction fetch and data access)? b) Please discuss a solution to improve the actual CPI discussed in Question (a). Please discuss and justify your solution.
A computer system contains a big endian byte addressable memory system with 8 separate memory modules. Each memory module is 32 bits wide and contains 134217728 cells. Cells within each memory module are numbered 0 through 134217727. a) If the memory employs high order interleaving, what is the 32-bit memory address of cell 1048578 within module 3? b) If the high order interleaved memory uses little-endian instead of big-endian storage order, what is the 32-bit memory address of cell 511 within module 1? c) If the memory employs low order interleaving, what is the 32-bit memory address of byte 1048575 within module 2? Bytes are numbered starting from 0. Express the address in hex. d) What is the main advantage of using low-order interleaved memory compared to using high-order interleaved memory?
please do all the steps
3-Assume a program requires the execution of 50 x 106 FP instructions, 110 x 106 INT instructions, 80 x 106 L/S instructions, and 16 × 106 branch instructions. The CPI for each type of instruction is 4, 2, 3, and 4, respectively. Assume that the processor has a 4 GHz clock rate. a. By how much must we improve the CPI of FP instructions if we want the pro- gram to run three times faster? b. By how much must we improve the CPI of L/S instructions if we want the pro- gram to run three times faster? c. By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is re- duced by 45%?
A processor takes 100ns and 100pJ for each instruction. The processor can be infinitely pipelined with each pipeline register taking 2ns and 2pJ. What is the throughput (average time per instruction), latency (time to complete each instruction), and energy per instruction for a 100-stage processor compared to the original processor? A. Original: B. C. Latency: Throughput: Energy: Pipelined: Latency: Throughput: Energy: Is this a good design? Which design do you choose for a server? Which design do you choose for battery-operated mobile devices? Why? —
Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 5.1 GHz clock rate and a CPI of 0.33. P2 has a 4.9 GHz clock rate and a CPI of 1.94. P3 has a 3.9 GHz clock rate and a CPI of 1.96. (a) How many instructions per second can each processor execute? (b) If the processors each execute a program in 60 seconds, find the number of cycles and the number of instructions of the program. (c) Suppose we implement an architectural optimization on P3 which reduces the CPU time by 14% but leads to an increase of 8% in the CPI. What is the new clock rate?
I need answer typing clear urjent no chatgpt i will give 5 upvotes
Q1: System Timing A program consists of 5,000 floating-point instructions and 25,000 integer instructions. Processor A has a clock rate 2.0 GHz. Floating point instructions take 7 cycles and integer instructions take 1 cycle. How long does it take this processor to run the program? Processor A runs program2 consisting of 100,000 floating-point instructions and 50,000 integer instructions. What is the average CPI for this program? Processor B has an average CPI for program2 of 3.5, its clock rate is 1.8 GHZ. How much time does it take to execute the program? Which processor is faster and how much? Processor _____________ is ___________ times faster the Processor __________
Calculate the CPU execution time (expressed in milliseconds) of a program with 10 million instructions on a 2.5 GHz CPU with the following basic instruction-type breakdowns and CPIs: Arithmetic: 60%, CPI = 2 Load & Store (assuming perfect caches): 25%, CPI = 5 Branching: 15%, CPI = 3 In addition, you are told that the overall cache miss rate for instructions is 1%, the overall cache miss rate for data is 3%, and the cache miss penalty is 100 cycles. You can ignore the hit time (consider it zero).
A certain microprocessor requires either 2, 4, 8, 12, or 16 machine cycles to perform various operations. A total of 17.5% of its instructions require 2 machine cycles, 12.5% require 4 machine cycles, 35% require 8 machine cycles, 20% require 12 machine cycles, and 15% require 16 machine cycles.Q) What is the clock rate (machine cycles per second) required for this microprocessor to be a “1 MIPS” processor?