A2. Connect the circuit shown in the Fig. 9.2. This circuit uses a TTL type 74151 chip (8-to-1 MUX). Connect 12 binary switches to 8 data input lines (0-7), Not Enable Line (for activating device) and 3 select control signal (A, B, and C). Connect the output line, Y, to one binary probe and inverse output line Not W to another binary probe. Click 3 binary switches attached to A, B, C to select one of the input lines 0-7: Such as A=1, B=1, C=0 (that is select line 3 (011)). Observe the operation of the multiplexer. A3. Set select lines (SLO-SL2) to 000. Determine which input (D0 through D7) on the 74151 is enabled with this binary code. Then operate each of the data switches SW0 through SW7 and determine which switch causes a change in the binary probe. Continue altering the select lines for all eight states and complete the Table 2 as indicated. The first one is given as an example. ENO SW7 1- O/P1 SW6 I EN 12 13 14 15 151 O/P2 SW5 1- SW4 Y 1. Sw3 w oe Sw2 0- 1- SW1 Swo SL2 1. SL1 SLO 654 210 0 BA

A2. Connect the circuit shown in the Fig. 9.2. This circuit uses a TTL type 74151 chip (8-to-1 MUX). Connect 12 binary switches to 8 data input lines (0-7), Not Enable Line (for activating device) and 3 select control signal (A, B, and C). Connect the output line, Y, to one binary probe and inverse output line Not W to another binary probe. Click 3 binary switches attached to A, B, C to select one of the input lines 0-7: Such as A=1, B=1, C=0 (that is select line 3 (011)). Observe the operation of the multiplexer. A3. Set select lines (SLO-SL2) to 000. Determine which input (D0 through D7) on the 74151 is enabled with this binary code. Then operate each of the data switches SW0 through SW7 and determine which switch causes a change in the binary probe. Continue altering the select lines for all eight states and complete the Table 2 as indicated. The first one is given as an example. ENO SW7 1- O/P1 SW6 I EN 12 13 14 15 151 O/P2 SW5 1- SW4 Y 1. Sw3 w oe Sw2 0- 1- SW1 Swo SL2 1. SL1 SLO 654 210 0 BA

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

AaBbCcDc AaBbCcDc AaBbC AaBbCc A aB AG I Normal T No Spaci... Heading 1 Heading 2. Title Paragraph Styles .. |.. ..|. .6 .. For the transistor shown in below figure, Calculate the value of Rg that will just make the transistor work as closed switch. Hence Bpc = 80, VBE = 0.7V, VCE(sat) =0.2V, Vcc = 12V, Rc %3D = 2.7KN. Calculate the IB, Ic and Calculate Rg. Vcc Re Rc
Q1: Design and Draw the timing Diagram of 3-bit Asynchronous down counter if you know that the clock type is given in the figure below?
A multiplexer a.Takes a single data input and routes it to one of several outputs b.Selects from many data sources c.converts a binary code input to a single output d.converts a single input to a binary code
Need complete correct and urgent answer.
Draw a clock signal CLK with five 0-to-1 timing events, a nonzero setup time, tsu, and a nonzero hold time,th. Also draw one excitation input signal EI that follows the sequence 10110 and meets the setup and hold timerequirements. In the excitation input, the first bit in the sequence (1) occurs in time for the first clock timingevent, the second bit in the sequence (0) occurs in time for the second clock timing event, and so forth.
1. Consider the CRC generator shown below. Determine the output of the CRC circuit (i.e. Q4 Q3 Q2 Q1 Q0, expressed as a decimal number) for the input sequence "1010" (input one bit at a time, left to right). Assume the CRC circuit is initialized to state 11111. D Q0 Q2 Q4 Q1 Q3 Clock - Data In
(B)- Choose the correct answer for the following questions (Choose FIVE Only) 1. Assume AL register 7FH, it would become... after executed NEG AL instruction. a. 8FH b. 18H с. 81н 2. The unknown value for ????:B000H=25000H physical address is a. 001A H b. 1A00H c. 100AH 3. A microprocessor has ..... address bus a. unidirectional b. bi-directional c. Both 4. Instruction queue allows up to ........ of instruction code to be pre-fetched. a. 16 bits b. 6 bytes c. 6 bits 5. To activate the address bus or data bus in ADo-AD15 signal the .. should be either logic 1 or 0. a. MN /ΜX b. RD c. ALE 6. According to Moor's Law...... a. number of transistors on b. number of transistors on c. number of transistors on an integrated circuit an integrated circuit tripled an integrated circuit not doubles every two years every two years change.