Q2/ Choose five only 1-A stage in shift register consist of a) latch b) Flip flop c) Byte of storage 2-a modulus 10-johanson counter requires a) ten flip-flop b) four flip_flop c) five flip_flop 3-A PAL consist of a a) Programmable AND array and programmable OR array b) Programmable AND array and a fixed OR array c) Fixed AND/OR array 4- if an S_R latch has a 1 on the S input and a 0 on the are input and then the input goes to 0, the latch will be a) set b) RESET c) CLEAR

Introductory Circuit Analysis (13th Edition)
13th Edition
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:Robert L. Boylestad
Chapter1: Introduction
Section: Chapter Questions
Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...
icon
Related questions
Question
This question is about digital systems design and I want to solve it in 20 minutes
Q2/ Choose five only
1-A stage in shift register consist of
a) latch
b) Flip flop
c) Byte of storage
2-a modulus 10-johanson counter requires
a) ten flip-flop
b) four flip_flop
c) five flip_flop
3-A PAL consist of a
a) Programmable AND array and programmable OR array
b) Programmable AND array and a fixed OR array
c) Fixed AND/OR array
4- if an S_R latch has a 1 on the S input and a 0 on the are input and then the
input goes to 0 , the latch will be
a) set
b) RESET
c) CLEAR
5-Type of PLD programmable link process technologies are
a) EEPROM
b) ROM
c) antifuse
d) both A and C
6-VHSIC stands for
(a) Very High Speed Integrated Circuits
(b) Very Higher Speed Integration Circuits
(c) Variable High Speed Integrated Circuits
(d) Variable Higher Speed Integration Circuits
Transcribed Image Text:Q2/ Choose five only 1-A stage in shift register consist of a) latch b) Flip flop c) Byte of storage 2-a modulus 10-johanson counter requires a) ten flip-flop b) four flip_flop c) five flip_flop 3-A PAL consist of a a) Programmable AND array and programmable OR array b) Programmable AND array and a fixed OR array c) Fixed AND/OR array 4- if an S_R latch has a 1 on the S input and a 0 on the are input and then the input goes to 0 , the latch will be a) set b) RESET c) CLEAR 5-Type of PLD programmable link process technologies are a) EEPROM b) ROM c) antifuse d) both A and C 6-VHSIC stands for (a) Very High Speed Integrated Circuits (b) Very Higher Speed Integration Circuits (c) Variable High Speed Integrated Circuits (d) Variable Higher Speed Integration Circuits
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Knowledge Booster
Photoconductive cell
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Introductory Circuit Analysis (13th Edition)
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:
9780133923605
Author:
Robert L. Boylestad
Publisher:
PEARSON
Delmar's Standard Textbook Of Electricity
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:
9781337900348
Author:
Stephen L. Herman
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Electrical Engineering
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education
Fundamentals of Electric Circuits
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:
9780078028229
Author:
Charles K Alexander, Matthew Sadiku
Publisher:
McGraw-Hill Education
Electric Circuits. (11th Edition)
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:
9780134746968
Author:
James W. Nilsson, Susan Riedel
Publisher:
PEARSON
Engineering Electromagnetics
Engineering Electromagnetics
Electrical Engineering
ISBN:
9780078028151
Author:
Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:
Mcgraw-hill Education,