a. Assume that interrupt processing takes about 100 μs (i.e., the time to jump to the interrupt service routine (ISR), execute it, and return to the main program). De- termine what fraction of processor time is consumed by this I/O device if it inter- rupts for every byte. b. Now assume that the device has two 16-byte buffers and interrupts the processor when one of the buffers is full. Naturally, interrupt processing takes longer, be- cause the ISR must transfer 16 bytes. While executing the ISR, the processor takes about 8 µs for the transfer of each byte. Determine what fraction of processor time is consumed by this I/O device in this case. c. Now assume that the processor is equipped with a block transfer I/O instruction such as that found on the Z8000. This permits the associated ISR to transfer each byte of a block in only 2 µs. Determine what fraction of processor time is con- sumed by this I/O device in this case.

a. Assume that interrupt processing takes about 100 μs (i.e., the time to jump to the interrupt service routine (ISR), execute it, and return to the main program). De- termine what fraction of processor time is consumed by this I/O device if it inter- rupts for every byte. b. Now assume that the device has two 16-byte buffers and interrupts the processor when one of the buffers is full. Naturally, interrupt processing takes longer, be- cause the ISR must transfer 16 bytes. While executing the ISR, the processor takes about 8 µs for the transfer of each byte. Determine what fraction of processor time is consumed by this I/O device in this case. c. Now assume that the processor is equipped with a block transfer I/O instruction such as that found on the Z8000. This permits the associated ISR to transfer each byte of a block in only 2 µs. Determine what fraction of processor time is con- sumed by this I/O device in this case.

Name: Consider a system employing interrupt-driven I/O for a particular dev
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Consider a system employing interrupt-driven I/O for a particular device that trans-fers data at an average of 8 KB/s on a continuous basis.a. Assume that interrupt processing takes about 100 µs (i.e., the time to jump to theinterrupt service routin

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Question 4
Assume that an interrupt mechanism uses the hardware stack to store PC and other registers of the interrupted computations. The interrupt mechanism recognizes 4 interrupt vectors IV [1], IV [2], IV [3], IV [4] initialized by addresses of their corresponding ISR I =1..4. The elements of the hardware stack are a record R, where each field stores a specific CPU register (R.PC is the field, which stores the program counter PC and so on). The Hardware stack is manipulated using the standard stack operation Pop, Push, EmptyStack.a) Explain how the CPU detects an interrupt signal I and what actions should be taken?b) Write the initial and final sequences of instruction of a given ISR I (Transparency).c) Write the ISR4 such that whatever number of interrupted computation (in the stack) it gives the control to the first one interrupted.
Consider a CPU which operates with 20Mbyte/s operating speed. The CPU is operating on program control mode of I/O and it has to transfer data of 20 bytes from it. The data is transferred byte wise. Size of the Status register is 2 bytes. What is the total time needed to perform the data transfer?
Assume the processor makes a request to the cache that is not completed when a block is being sent back from the write buffer to main memory. What should happen next is as follows.
2. A memory location has a logical address where the segment address is the first four digits is your roll number and the offset address is the last four digits of your roll number. Find the physical address of the memory location. [example: if your roll number is 1234200516789, then the segment address is 1234h and the offset address is 6789h]
What should happen if the processor issues a request that triggers a cache hit while it is in the midst of flushing a block from the write buffer back to main memory?
2. There are interrupt in 8086 Mp, user, starting from interrupt number_ of them are available for the 3. IVT is a table that contain the of ISR of each interrupt. The size of the table is 4. The low bank (even bank) in 8086Mp memory has a size of bytes, starting from address: and ending with address:_
Before we can store (save) or retrieve (load) data in and out of the main memory, we need to provide the memory address to the memory control unit. This address uniquely identifies one single location (word or record) of the memory. Suppose this address is placed in Memory Address Register (MAR) prior to each memory access. What is the size of MAR for a 4GB RAM? (RAM is byte- addressable and each word is 2 bytes). Show all the work.
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one word of memory. At least, how many bits are needed for the opcode?