A Large Memory with the following buses: Address bus 32 bit. Data bus 32 bit. If we want to build this large memory using smaller memory chips of size 1024 X 8. A) How many 1024 X 8 ROM chips are needed? B) Each chip will need ____ address lines to address its internal memory cells C) What is the size of the decoder needed to be used

A Large Memory with the following buses: Address bus 32 bit. Data bus 32 bit. If we want to build this large memory using smaller memory chips of size 1024 X 8. A) How many 1024 X 8 ROM chips are needed? B) Each chip will need ____ address lines to address its internal memory cells C) What is the size of the decoder needed to be used

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 4PE

See similar textbooks

Related questions

Q: How does memory addressing work in a 32-bit versus 64-bit architecture, and what are the…

A: Memory addressing in computer architectures differs between 32-bit and 64-bit systems.In a 32-bit…

Q: What is the size of a bus if it is to be used addressable memory to address a 16-bit with the size…

A: Introduction ; An extremelys fast internals links is a bus. Buses come in three varieties. Primary…

Q: Suppose you have a RISC machine with a 2.7 GHz clock (i.e., the clock ticks 2.7 billion times per…

A: Answer: We need to find the the how many array can be processed in the given information. so we will…

Q: Suppose we have a byte-addressable memory of 20 bytes, built using 4 modules. Draw diagrams showing…

A: Here we had shown the diagram showing the distribution off address within each module, using (a)…

Q: What is the size of the memory for the microprocessor if it has 24-bit address lines (bus)?…

A: Answer for your ques is given below:

Q: Suppose we have a 64Kbyte byte-addressable memory that is 16-way low-order interleaved. What is the…

A: In a 16KB memory, we have 214 bytes (since 1KB = 210 bytes). The memory is 16-way low-order…

Q: Consider a system in which the available 32kb memory space is equally divided between EPROM and RAM.…

A: In 32 kB memory space is equally distributed in EPROM and RAM. so we need 15 address line to be…

Q: A memory chip has 27 address lines, 10 data lines and 4 control lines. What is the maximum total of…

A: Memory chip: A memory chip is an integrated circuit made out of millions of capacitors and…

Q: detail the amount of memory that can be addressed by the 20-bit address bus

A: Address bus can address the n number of lines to transfer data. A n-bit address bus specifies 2n…

Q: Determine the range of the memory address for the microprocesso

A: The given system contains an address bus of size of 15 bits When we say address size is 15 bits we…

Q: Suppose that a 8MB system memory is built from 256KB RAM chips. How many address lines are needed to…

A: To determine the number of address lines required to select one of the memory chips, we need to…

Q: Suppose that a 32M X 32 memory built using 512K X 8 RAM chips and memory is word-addressable. 1)…

A: Address bits are bits that are used to identify a certain memory location or peripheral device on a…

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

A Large Memory with the following buses:

Address bus 32 bit. Data bus 32 bit. If we want to build this large memory using smaller memory chips of size 1024 X 8.

A) How many 1024 X 8 ROM chips are needed?

B) Each chip will need ____ address lines to address its internal memory cells

C) What is the size of the decoder needed to be used

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step by step

Solved in 2 steps with 2 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Processor R is a 64-bit RISC processor with a 2 GHz clock rate. The average instruction requires one cycle to complete, assuming zero wait state memory accesses. Processor C is a CISC processor with a 1.8 GHz clock rate. The average simple instruction requires one cycle to complete, assuming zero wait state memory accesses. The average complex instruction requires two cycles to complete, assuming zero wait state memory accesses. Processor R can’t directly implement the complex processing instructions of Processor C. Executing an equivalent set of simple instructions requires an average of three cycles to complete, assuming zero wait state memory accesses. Program S contains nothing but simple instructions. Program C executes 70% simple instructions and 30% complex instructions. Which processor will execute program S more quickly? Which processor will execute program C more quickly? At what percentage of complex instructions will the performance of the two processors be equal?
A memory array can store 64 Tbytes. If each word in the memory is made of 8 bits, how many bits are needed in the address bus?
A common bus in a computer connects 16 source registers (each register is 32 bits) and one memory unit with word size of 32 bits also. If the bus is designed using multiplexers, answer the following: • What is the minimum number of multiplexers required? • What is the minimum number of select lines each multiplexer has? If the bus is designed with three-state buffers and decoders, answer the following: • What is the minimum number of three-state buffers required? • What is the minimum number of decoders required? • What is the minimum size of each decoder?
A common bus in a computer connects 16 source registers (each register is 32 bits) and one memory unit with word size of 32 bits also. If the bus is designed using multiplexers, answer the following: • What is the minimum number of multiplexers required? What is the minimum number of select lines each multiplexer has? If the bus is designed with three-state buffers and decoders, answer the following: • What is the minimum number of three-state buffers required? • What is the minimum number of decoders required? • What is the minimum size of each decode
Consider a memory of 64 locations and each location can store 4 bits of information a. What is the size of address bus in bits? b. What is the size of the data bus in bits? c. What is the size of memory in bytes?
If a CPU issues a 32-bit address on the address bus, and the computer uses the high-order 12 bits to access the memory map, with the remaining address lines going directly to memory: a) Exactly how many pages of memory does this computer have? b) What is the size of each page?
Of the total 1.2M of Real Mode memory what is the first 640K of memory is used for: a-The interrupt vector table b-Upper memory (EMS) c- Conventional memory d-Expanded memory e-Extended memory (XMS)
A computer employs RAM chips of 512 x 4 and ROM chips of 256 x 8. The computer system needs 1KB of RAM, and 512 x 8 ROM and an interface unit with 256 registers each. A memory-mapped I/O configuration is used. The two higher -order bits of the address bus are assigned 00 for RAM, O1 for ROM, and 10 for interface. a) How many lines must be decoded for chip select? Specify the size of the decoder b) Draw a memory-address map for the system and Give the address range in hexadecimal for RAM, ROM c) Develop a chip layout for the above said specifications.
Q6: A digital computer has a memory unit with 24 bits per word. The instruction set consists of 110 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. (a) How many bits are needed for the opcode? (b) How many bits are left for the address part of the instruction? (c) What is the maximum allowable size for memory? (d) Can we extend this instruction set by adding new 10 instructions and keeping the same length of opcode part? (e) Determine the type of this instruction set: stack-based ISA or accumulator- based ISA or general purpose registers-based ISA?
Suppose that a 2M x 16 main memory is built using 256K x 8 RAM chips and that memory is word addressable 1. How many RAM chips are needed? 2. If we were accessing only one full word, how many chips would be involved? 3. How many address bits are needed for each RAM chip? 4. How many banks (modules) will this memory have? 5. How many address bits are needed for all memory? 6. If high-order interleaving is used, in which bank (module) would address 14 (which is E in HEX) be located? 7. If low-order interleaving is used, in which bank (module) would address 14 (which is E in HEX) be located?
If a microprocessor has a 24 address lines and 16 data lines, then the memory address space of this microprocessor in Mbytes is:
Suppose a computer has the capacity to hold 4 GB of memory. How many bits must the address bus accommodate?