1. The logic symbol, truth table of 2-4 decoder and its Verilog code is shown in Fig 1(a). Nowplease fill the following blanks to complete the Verilog code design of 3-8 decoder according to itslogic symbol and truth table shown in Fig 1(b).74x138G1OG2AOG2BABC2-to-4decoderAOA1ENYO OY1 OY2 OY3 OY4 OY5 OY6 OY7 OYOY1Y2Y3always (A0, A1, EN)if (EN==1)(Y3, Y2, Y1, YO} = 4'b0000;elsecase ((A1,A0})endmoduleInputsG1 G2A L G2B_L0Xmodule Vr2to4dec_b1(A0, A1, EN, YO, Y1, Y2, Y3);input A0, A1, EN;output reg YO, Y1, Y2, Y3;X111111112'b00: {Y3,Y2, Y1, YO} = 4'b0001;2'b01: {Y3,Y2, Y1, YO} = 4'b0010;2'b10: (Y3, Y2, Y1, YO) = 4'b0100;2'b11: {Y3, Y2, Y1, YO) = 4'b1000;default: (Y3, Y2, Y1, YO} = 4'b0000;endcaseX1X00000000XX100000000module Vr3to8dec (inputoutput regalways @ (*) beginif ({G1, G2A, G2B}!=3'b100)сXXXEN A10111100001111InputsBXXFig 1(a)X0011XAXXX00110011Fig 1(b)0101A001X010101Y7 L11111111110Y300001Y6_L Y5_L1111111111101111111011OutputsY20001Y10Y4_L1111111011101Outputs0000);Y3_L Y2_L1111111011111YO010100111111Y1_L111101111YO_L1110111111 else case(deault:endcaseendendmodule

Answered: Image /qna-images/answer/0eec967a-ac6e-4859-a1e7-ed7946ecf76c.jpg

74x138 G1 OG2A OG2B A B C YO O Y1 O Y2 O Y3 O Y4 O Y5 O Y6 O Y7 O G1 0 X X 1 1 1 1 1 1 1 1 Inputs G2A_L G2B L X 1 X 0 0 0 0 0 0 0 0 X 1 0 0 0 0 0 0 0 0 module Vr3to8dec ( input output reg always @ (*) begin if ({G1, G2A, G2B}!=3'b100) с X X X Fig 1(a) B A X X X X X X 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 Fig 1(b) 1 0 1 0 1 0 1 Y7_L Y6_L Y5_L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 0 1 1 Outputs Y4_L Y3_L Y2_L Y1_L YO_L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 ); 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1

74x138 G1 OG2A OG2B A B C YO O Y1 O Y2 O Y3 O Y4 O Y5 O Y6 O Y7 O G1 0 X X 1 1 1 1 1 1 1 1 Inputs G2A_L G2B L X 1 X 0 0 0 0 0 0 0 0 X 1 0 0 0 0 0 0 0 0 module Vr3to8dec ( input output reg always @ (*) begin if ({G1, G2A, G2B}!=3'b100) с X X X Fig 1(a) B A X X X X X X 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 Fig 1(b) 1 0 1 0 1 0 1 Y7_L Y6_L Y5_L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 0 1 1 Outputs Y4_L Y3_L Y2_L Y1_L YO_L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 0 1 1 1 ); 0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

cuicuit designed in winknown isubuenit, va resistance R = 2.8K2 and two identical silicon BITS T1 and 12 with 72 and T2 with forward gains BF = 200. The supply voltage Vcc =-25 volts Vcc=25 volts Sub-circuit JICA T2 IB₁1 IB12 VIR R = 28K2 VIC, 2 GIND IB, 1 and Ic, s designate the base and collector current of T2 vespectively where as the courrents IB,₁2 and IG2 designate the base and the collector currents of T2 respectively. T2 and 12 operate in forward active mode Assume that IB, 1 and IB₁2 are equal · VBE, on = 0.8 molt (Threshold woltage) (a) What is the value of the current IR through vesistance R.? (MA) (b) what is the value of the base vaurrent IB, 1? (MA) (c) what is the value of the collector Ic₁₁? (MA) (d) The evicuit idesigned using Resistance Rand Transistors T₁ and To performs an electronic function to connect to sub circut which function is it?
Note: Please do not handwritten.
Q. A straight binary sequence is applied to a 4-bit DAC, and the output in figure below is observed. What is the problem? Output 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0000 1000 0010 0011 0010 -1010 0110 1110 0001 1001- -otor 1011 H0011 1101- 0111 1111 Binary input Electrical Engineering Department/ University of Baura
V2
An AlD converter has full Scale output of the DIA 8-bit input. ine a clock fasuenay of 100k H2. 8.455 volts with The is comparator thershold Vo(tage is VA = 4.562 voff (Analoy vo (tage) delermine from the counter? 1mv. if the digital number obtain ed @) 123 140 O 138 (d) 98 () 112 (f) None of these.
I need the answer as soon as possible
Determine the output of the DAC in Figure (a) if the waveforms representing a sequence of 4-bit numbers in Figure (b) are applied to the inputs. Input DO is the least significant bit (LSB). 200 k Do o W 23 45 6789 1011 12 1314 15 100 k) +5 V 10 k Do +5 V D +5 V D, o 50 kfl D; o M D2 +5 V 25 kfl D, o W (a) (b)
Q2B. Sketch the output of the analoque computer shown below and find its describing function [suppos any variable to find the DF]. +1 ew2 HI 2 1.0 +21 LO SJ SJ W LO e 1.0+|01| HI
A 4bit D/A converter use an inverting summer as its output stage. The input voltages can be either 0 or 5 V in a binary sequence. The input resistors are as follows: R1 = 1 k, R2 = 2 k, R3 = 4 k, R4 = 8 k, and RF = 1 k. Determine the output voltage for the case where the V1 = 5 V, V2 = 5 V, V3 = 0 V, and V4 = 5 V.
Q44) In the STM diagram fragment below, we see five transitions marked with italic letters. Which option cannot have a guard condition added? dev2/x=x+1 A. a B. b C. c D. d E. e b a/beh Ev1/beh с e
Is the small signal equivalent circuit for this diagram correct? How do we add cg and Cs?
For the circuit and inputs shown, draw the Q output. Assume Q is initially low. Clear is asynchronous. Be sure your diagram clearly indicates transitions of Q relative to all inputs. D Clock Cir Clock Cir Qi Q2