3. CPU x86/8088 executes the instruction ADD AX, CX; 2byte instruction, machine code is (03-C1). Before executing this instruction, CS=4200, IP = A000, AX = 7000, CX = 3000, (all data in hexadecimal). • Describe this command, Draw a block diagram with signal and bus timing diagram to describe its operation for 8bit data bus system, • Contents of CPU's registers before and after executing this instruction • What flag(s) will be affected after executing? %D

3. CPU x86/8088 executes the instruction ADD AX, CX; 2byte instruction, machine code is (03-C1). Before executing this instruction, CS=4200, IP = A000, AX = 7000, CX = 3000, (all data in hexadecimal). • Describe this command, Draw a block diagram with signal and bus timing diagram to describe its operation for 8bit data bus system, • Contents of CPU's registers before and after executing this instruction • What flag(s) will be affected after executing? %D

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

You are given an instruction set architecture (ISA) with a variable-length instruction encoding scheme and instruction categories for a test program as tabulated in Table 1. Table 1: Instruction Categories and Encoding Scheme Instruction Length (bits) Instruction Category Frequency 40% 24 ALU operations Loads Stores 32 32 20% 20% 20% 16 Branches A. Compute the average instruction length (AIL) for the variable-length instruction encoding scheme in Table 1. B. Compute the memory storage requirements (in bytes) for the test program under the variable-length instruction encoding scheme (Table 1) if it contains 1 billion (i.e., 1 x 10º) instructions. C. Compute the memory savings (as a percentage) compared to a baseline fixed-length instruction encoding scheme with 32 bits per instruction for the test program with 1 billion (i.e., 1 x 10°) instructions.
A program stack is to use 800 h bytes and SS= 0300 h, A = 1234 h and B = 6AB3 h. Shows the contents of the stack, stack pointer, and physical address using appropriate diagram after the instruction PUSH BX
By using an equation off = ( a - b ) / [ ( d x e ) + c ];(a) illustrate the step to realize this equation by using the stack concept. (b) construct its’ CISC zero address format. (c) construct its CISC one address format. (d) construct the CISC two address format by using only 3 register. (e) In your opinion, do we need to have at least as possible instruction line? Do it will reflectthe performance of computer execution time?
Q1
part a,b and c already answered earlier Part D and E please only thanks
By using an equation of f= ( a - b )/[(d x e ) + c ]; (a) illustrate the step to realize this equation by using the stack concept. (b) construct its' CISC zero address format. (c) construct its CISC one address format. (d) construct the CISC two address format by using only 3 register. (e) In your opinion, do we need to have at least as possible instruction line? Do it will reflect the performance of computer execution time?
question