3- address line are necessary to address two megabytes (2048k) of memory? 4- bits are stored by a 256 X4 memory chip? Can this chip be specified as 128 byte memory? 5- lines must be decoded to generate five chip select signals?

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 2PE: If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the...
icon
Related questions
Question

How many?

3- address line are necessary to address two megabytes (2048k) of memory?
4- bits are stored by a 256 X 4 memory chip? Can this chip be specified as 128 byte memory?
5- lines must be decoded to generate five chip select signals?
Transcribed Image Text:3- address line are necessary to address two megabytes (2048k) of memory? 4- bits are stored by a 256 X 4 memory chip? Can this chip be specified as 128 byte memory? 5- lines must be decoded to generate five chip select signals?
Expert Solution
steps

Step by step

Solved in 4 steps

Blurred answer
Knowledge Booster
Single Table
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning